SPICE Models for MOSFETs

·        PSP Model: summary

·        PSP-SOI model: summary

·        BSIM CMG: Common Multi-Gate model

 

MOSFET SPICE Model Extraction & Simulation

·        Median or mean: which Si data to use for model extraction?

·        IDsat & effective currents: what are ‘high’ and ‘low’ drive currents?

·        IDlow: ‘Low drive current’

·        DIBL: “Can you tell me that device’s DIBL?”  “No.”  “Why!?”

·        Hysteresis in SOI: impact ionization current vs. hysteresis

·        Hysteresis in SOI: a priori modeling

·        Self-heating: how to get rid of it during model extraction – for Si-based models

·        Self-heating: how to get rid of it during model extraction – for speculative models

·        SRAM cell: how to extract all three models in one run

·        Indirect body initialization (IBI): how to simulate steady-state SOI circuits, quickly and without PSS?

·        PD SOI MOSFET modeling & simulation: overview (1)

·        PD SOI MOSFET modeling & simulation: overview (2)

·        SPICE vs. CAD: where to split parasitic capacitances?

 

Interconnect

·        Interconnect length: how many and how long are they in your IC? and what to do with them?

·        Via: is there enough space for vias on the chip?

 

 

 

 

Hosted by www.Geocities.ws

1