

# PSP-SOI: A Surface Potential Based Compact Model of Partially Depleted SOI MOSFETs

(Invited Paper)

W. Wu<sup>1</sup>, X. Li<sup>1</sup>, G. Gildenblat<sup>1</sup>, G. Workman<sup>2</sup>, S. Veeraraghavan<sup>2</sup>, C. McAndrew<sup>3</sup>,  
R. van Langevelde<sup>4</sup>, G.D.J. Smit<sup>5</sup>, A.J. Scholten<sup>5</sup>, D.B.M. Klaassen<sup>5</sup> and J. Watts<sup>6</sup>

<sup>1</sup> Department of Electrical Engineering, The Arizona State University, Tempe, AZ 85287

<sup>2</sup> Freescale Semiconductor Inc., 3501 Ed Bluestein Boulevard, Austin, TX 78721

<sup>3</sup> Freescale Semiconductor Inc., Tempe, AZ 85284

<sup>4</sup> Philips Research Laboratories, 5656 AE Eindhoven, The Netherlands

<sup>5</sup> NXP Semiconductors Research, 5656 AE Eindhoven, The Netherlands

<sup>6</sup> IBM Microelectronics Center, Essex Junction, VT 05452

**Abstract**—This paper reports recent progress on partially depleted (PD) SOI modeling using a surface potential based approach. The new model, called PSP-SOI, is formulated within the framework of the latest industry standard bulk MOSFET model PSP. In addition to its physics-based formulation and scalability inherited from PSP, PSP-SOI captures SOI specific effects by including a floating body simulation capability, a parasitic bipolar model, and self-heating. A nonlinear body resistance is included for modeling body-contacted SOI devices. The PSP-SOI model has been extensively tested on several PD/SOI technologies.

## I. INTRODUCTION

In recent years partially depleted SOI technology has become the mainstream technology for low-power, high performance CMOS ULSI applications [1], [2]. Successful use of SOI technologies requires a physics-based SOI MOSFET compact model to serve as the bridge between the manufacturing process and circuit design. Such a model must faithfully reproduce the device characteristics responsible for the advantages provided by SOI technology, such as reduced junction capacitance, elimination of the body effect in stacked devices (e.g., nMOS transistors in NAND gates), dynamic threshold voltage shifts associated with the floating body effect (FBE), and the corresponding increase of the  $I_{on}/I_{off}$  ratio which is beneficial for low-power CMOS applications.

These are traditional requirements imposed on SOI compact models. In addition, scaling of the oxide thickness to 2nm and below introduces tunneling current components that contribute to device performance degradation [3]. The importance of tunneling currents is common to both bulk and SOI CMOS. However, the presence of a floating body in SOI device requires modeling of electron tunneling from the valence band (EVB), which is usually not critical for bulk MOSFET models.

For both bulk and SOI CMOS technologies, the reduction of the power supply voltage to about 1V means that the moderate inversion region becomes fractionally larger part of the overall voltage swing and needs to be modeled accurately using either inversion charge based [4], [5] or surface potential based [6]–[9] compact models. The latter are also capable of a physics-

based description of accumulation region behavior and overlap capacitances, which is important for accurate modeling of the performance of advanced CMOS circuit. Consequently, one of the advanced surface potential based models (PSP) has been adopted as the new industry standard [15] for bulk MOSFETs. Both threshold voltage based [10] and surface potential based SOI models have been published [11]–[13]. Reflecting the state-of-the-art of bulk CMOS modeling in the previous decade, as summarized in [14]. The PSP-SOI model brings into SOI realm the advantages of the recently completed work on the development [15] and verification [16] of the surface potential based bulk MOSFET models.

In this work we present a partially-depleted SOI MOSFET model based on PSP. With the previously published SP-SOI model [12] it shares the non-iterative algorithm for the surface potential calculation that is used in PSP and is valid for high forward bias of the source and drain junctions that can be encountered in floating body SOI devices. PSP-SOI also shares PSP's physics-based formulation and description of small geometry effects, that came from merging the best features of the SP [6] and MM11 [17] models. In particular, this assures complete Gummel symmetry, including the requirements imposed on compact models in the presence of tunneling and impact ionization currents [18]. This includes the EVB tunneling symmetry recently verified using a simple engineering model [19].

The PSP-SOI model differs from SP-SOI [12] in several critical aspects. In particular, while the mobility description remains the same, the velocity saturation model is changed to that of PSP and allows modeling of higher order derivatives at  $V_{DS} = 0$  [16]. The EVB tunneling model of PSP-SOI is a further advance, and also simplification, of [19] to provide a better fitting of experimental data. PSP-SOI contains a detailed surface potential based non-linear body resistance model that is presented here for the first time. The new PSP-SOI model has been verified in detail using data from 90nm and 65nm processes from two manufacturers, and implemented using a Verilog-A based approach [20]. Simulation results presented

to illustrate specific features of the model are based on typical parameter sets representing the 90nm and 65nm processes.

This work proceeds as follow. A model description is given in section II, self-heating effect is analyzed in section III and this is followed by a presentation of the new body contact model in section IV. Conclusions are presented in V.

## II. MODELING THE FLOATING BODY EFFECT

Fig. 1 shows the equivalent circuit diagram of PSP-SOI. For the floating body configuration there are four external nodes: source (S), drain (D), gate (G) and substrate/back-gate (E). For DC simulations, the body potential  $V_{BS}$  is determined by the balance of currents from source and drain junction generation/recombination, impact ionization current and gate-to-body tunneling current (which flows between the gate and the body). For transient and AC simulations,  $V_{BS}$  is determined in addition by the capacitive coupling of the body to the drain, source and gate terminals. For the body contact configuration, an external node (BC) connects to the internal node (B) through a resistive path (body resistance  $R_B$ ). The balance of currents from this external node, from capacitance coupling, and from above-mentioned DC paths determines the body potential if there is a body contact.




Fig. 1. Circuit representation of PSP-SOI.  $I_{ds}$  – intrinsic drain current,  $I_{bjt}$  – parasitic bipolar current,  $I_{ii}$  – impact ionization current,  $I_{gidl}/I_{gisl}$  – gate induced drain (source) leakage.  $I_{bs}/I_{bd}$  is source/drain junction current.  $I_{gs}/I_{gd}$ ,  $I_{gb}$  is gate to source/drain/body tunneling current.  $Q_S$ ,  $Q_D$ ,  $Q_G$ ,  $Q_E$  are source, drain, gate and back-gate charges. For body-contacted SOI, an extra node (BC) is provided to control the internal body node (B) voltage through a body resistance  $R_B$ .

### A. Junction Modeling

In PD/SOI technologies, the junction diode characteristics are highly non-ideal, from both the channel engineering (halo doping) and the source engineering (e.g., Ge implantation). Therefore, a physical and accurate junction model is crucial in modeling the floating body effects in SOI, such as the “kink” effect and history dependence of propagation delay [21]. PSP-SOI model uses the most advanced junction model,

JUNCAP2 [22], which includes Shockley-Read-Hall recombination/generation, trap-assisted-tunneling, and band-to-band tunneling currents. The temperature dependence of junction leakage is also accurately modeled. For example, when the device local temperature is increased by self-heating, the junction current increases and the body potential decreases, resulting in a less pronounced “kink” effect in floating body SOI output characteristics.

### B. Impact Ionization Current

The impact ionization current induced at the drain side flows into the body region and raises the body potential. This gives rise to the “kink” effect observed in device output characteristics.

PSP-SOI uses the same impact ionization model as PSP. It includes accurate descriptions of the subthreshold region and of the effect of body bias. The temperature dependence of impact ionization rate is also included. As Fig. 2 shows, the model fits the substrate current in short-channel SOI devices at low drain bias.




Fig. 2. Simulated and measured substrate current for body-contacted SOI at 25°C.  $W/L=3\mu\text{m}/0.065\mu\text{m}$

### C. Gate-to-Body Tunneling Current

As the gate oxide thickness  $t_{ox}$  scales to 1.0 nm, the oxide tunneling current increases dramatically. Gate-to-body tunneling includes several components: ECB (electron tunneling from conduction band), HVB (hole tunneling from valence band) and EVB (electron tunneling from valence band) [3]. In bulk MOSFETs EVB tunneling generates the substrate current, which is much less than the gate-to-channel tunneling current (ECB or HVB) and therefore can be neglected. However, in SOI MOSFETs the EVB tunneling current charges and discharges the body, and consequently affects the threshold voltage  $V_T$  by altering the body potential. The impact of gate-to-body tunneling current on PD/SOI CMOS circuits is explicitly studied in [23], [24].

In PSP-SOI, the EVB model is developed from a surface potential based approach. In the Tsu-Esaki formulation [25],

the tunneling current density takes the form

$$J_{\text{EVB}} = \frac{4\pi q m^*}{h^3} \int_0^{qV_{ox}-E_g} D(E_x)(qV_{ox}-E_g-E_x)dE_x, \quad (1)$$

where  $q$  is the magnitude of electron charge,  $m^*$  is the effective electron mass in the valence band of the body,  $E_g$  is the energy gap, and  $V_{ox}$  is the voltage across the oxide.  $D(E_x)$  is the tunneling transmission coefficient which comes from WKB approximation

$$D(E_x) = \exp\left(-2 \int_0^{t_{ox}} \sqrt{\frac{2m_{ox}^*}{\hbar^2} [E_C(x) + E_x]} dx\right), \quad (2)$$

where  $E_C(x)$  is the conduction band energy in the oxide and  $m_{ox}^*$  is the effective mass of electrons in SiO<sub>2</sub>. Assuming that the EVB tunneling current is mainly from electrons having energy  $E_x = 0$  in the valence band (mono-energetic approximation) gives [19]

$$J_{\text{EVB}}(y) = J_0 D(y) F_s(y), \quad (3)$$

where

$$J_0 = q^3 m^* / (2\pi \hbar^3), \quad (4)$$

$$F_s(y) = (V_{ox} - E_g/q)^2 \Theta(V_{ox} - E_g/q), \quad (5)$$

is the ‘‘effective’’ supply function. The Heaviside step function  $\Theta$  makes  $J_{\text{EVB}}(y) = 0$  for  $V_{ox} - E_g/q < 0$ , and

$$D(y) = \exp\left[B_0 \cdot \left(-\frac{3}{2} + G_1 z_g + G_2 z_g^2\right)\right], \quad (6)$$

is the transmission coefficient, where

$$B_0 = \frac{4t_{ox} \sqrt{2m_{ox}^* (\chi_B + E_g)}}{3\hbar} \quad (7)$$

and  $z_g = qV_{ox}/(E_g + \chi_B)$ ,  $V_{ox}$  is the oxide voltage,  $\chi_B$  is the conduction band offset at the Si/SiO<sub>2</sub> interface.  $J_0$ ,  $G_1$  and  $G_2$  are introduced as adjustable model parameters to compensate for the inaccuracy of our approximations.

To avoid using the Heaviside step function, (5) is smoothed as follows

$$F_s(y) = \left\{ n_{\text{EVB}} \phi_T \ln \left[ 1 + \exp\left(\frac{V_{ox} - \xi E_g/q}{n_{\text{EVB}} \phi_T}\right) \right] \right\}^2. \quad (8)$$

Here  $n_{\text{EVB}}$  (=1 by default) and  $\xi$  (=1 by default) are introduced as tuning model parameters for flexibility and  $\phi_T$  is the thermal potential. The total EVB tunneling current is obtained by integrating along the channel

$$I_{\text{EVB}} = W \int_0^L J_{\text{EVB}}(y) dy. \quad (9)$$

Using the symmetric linearization method [15] gives

$$I_{\text{EVB}} = \frac{WL}{H\Delta\psi} \int_{-\frac{\Delta\psi}{2}}^{\frac{\Delta\psi}{2}} J_{\text{EVB}}(u)(H-u) du. \quad (10)$$

where  $\Delta\psi = \psi_{sd} - \psi_{ss}$  and  $u = \psi_s - \psi_m$ , and  $\psi_{sd}$  and  $\psi_{ss}$  are the surface potentials ( $\psi_s$ ) at the drain and source ends.  $H = q_{im}/\alpha_m + \phi_T$ ,  $q_{im}$  is the inversion charge at

the surface potential midpoint  $\psi_m = (\psi_{sd} + \psi_{ss})/2$  and  $\alpha_m$  is linearization coefficient. A complete expression for  $H$ , including velocity saturation and small geometry effects, can be found in [15].

To obtain an analytical expression of  $I_{\text{EVB}}$ , the surface potential dependence of transmission coefficient is approximated as [26]

$$D(u) = D_m \exp\left(-\frac{u}{u_D}\right), \quad (11)$$

where

$$u_D = \frac{\chi_B + E_g}{q(G_1 + 2G_2 z_{gm})}, \quad (12)$$

$z_{gm} = qV_{oxm}/(\chi_B + E_g)$  and  $V_{oxm} = V_{GB} - V_{FB} - \psi_m$  is the oxide voltage at the surface potential midpoint. Here  $V_{GB}$  is the gate-to-body voltage and  $V_{FB}$  is the flat-band voltage.

The ‘‘effective’’ supply function is approximated by

$$F_s(u) = F_{sm} \exp\left(-\frac{2u}{u_F}\right), \quad (13)$$

where

$$F_{sm} = F_{ss} \exp\left(-\frac{\Delta\psi}{u_F}\right), \quad (14)$$

$$F_{ss} = [n_{\text{EVB}} \phi_T \ln(1 + \Delta_{si})]^2, \quad (15)$$

$$\Delta_{si} = \exp\left(\frac{V_{oxs} - \xi E_g/q}{n_{\text{EVB}} \phi_T}\right), \quad (16)$$

$$u_F = n_{\text{EVB}} \phi_T \ln(e + \Delta_{si}) \quad (17)$$

and  $V_{oxs} = V_{GB} - V_{FB} - \psi_{ss}$  is the oxide voltage at the source end.

The total EVB tunneling current is approximated by

$$I_{\text{EVB}} = \frac{WLJ_0}{H\Delta\psi} D_m F_{sm} \int_{-\frac{\Delta\psi}{2}}^{\frac{\Delta\psi}{2}} \exp\left(-\frac{u}{u_0}\right) (H-u) du, \quad (18)$$

where

$$\frac{1}{u_0} = \frac{1}{u_D} + \frac{2}{u_F}. \quad (19)$$

Integrating (18) gives the total EVB tunneling current

$$I_{\text{EVB}} = WLJ_0 D_m F_{sm} h_0, \quad (20)$$

where


$$h_0 = (1-b) \frac{\sinh(x)}{x} + b \cosh(x), \quad (21)$$

$$x = \frac{\Delta\psi}{2u_0}, \quad (22)$$


$$b = \frac{u_0}{H}. \quad (23)$$

As Fig. 3 shows, the drain current  $I_{DS}$  is increased due to higher body potential induced by the EVB tunneling. This model accurately reproduces the ‘‘kink’’ effect observed in the transconductance  $g_m$  particularly at low  $V_{DS}$ .

Fig. 4 shows a transmission-gate multiplexer implementing the Boolean function  $F = \overline{A} \cdot S + B \cdot \overline{S}$ . If initially the inputs ‘‘A’’, ‘‘B’’ are ‘‘High’’ ( $V_{A,B} = V_{DD}$ ) and ‘‘S’’ is ‘‘Low’’, the input of the inverter is settled at ‘‘High’’. Under this scenario



(a) Drain current



(b) Transconductance

Fig. 3. Impact of gate-to-body tunneling current (EVB) on the DC transfer characteristics of floating body SOI MOSFETs.  $V_{DS}=0.05, 0.2, 0.6, 1.0$  1.3V,  $W/L=3\mu\text{m}/0.13\mu\text{m}$ .

the pre-switch body potential of nMOS (N1) is determined by the EVB tunneling current and two forward biased junction currents. The body potential of pMOS (P1) is determined by the balance of back-to-back junction leakage currents. The EVB tunneling current has little impact on the body potential of P1. Consequently, the initial input-fall delay  $t_{pLH}$  is larger and the input-rise delay  $t_{pHL}$  is smaller because N1 is “stronger”(a lower  $V_T$ ) in the presence of EVB tunneling current. During the switching cycles, the body potentials are mainly determined by the capacitive coupling and the impact of EVB tunneling current becomes less significantly or vanishes when the circuit reaches steady state. These are illustrate in Fig. 5 and Fig. 6. Also, the nMOS (N2) of the top multiplexer becomes “slightly stronger” during input rise transitions due to the EVB tunneling current. This also makes the input rise delay faster.

As temperature increases, the junction leakage current become larger and the amount of body potential increase caused by the EVB tunneling, which is less temperature sensitive, becomes smaller. The impact of the EVB tunneling current on

the circuit delay times becomes less significant. These are also illustrated in Figs. 5, Fig. 6.




Fig. 4. (a) Circuit diagram of a transmission-gate multiplexer. (b) Input signal waveforms used in simulations. Signal “A” has a period of 2 ns and slew time of 20 ps.




Fig. 5. Body potential of nMOS (N1) before the input falling transition.

#### D. Parasitic bipolar current

The parasitic bipolar transistor, which is in parallel with the intrinsic MOS transistor, may be activated during transient switching if there is a large base-emitter voltage ( $V_{BS}$ ) across the source-to-body junction. This bipolar current may cause extra power consumption, degrade noise margin in static CMOS configurations, or lead to logical state errors in some dynamic circuits [27]. In PSP-SOI, this effect is modeled by adding a parasitic BJT current element

$$I_{bjt} = I_{bjt,sat} \cdot \left[ \exp\left(\frac{V_{BS}}{\phi_T}\right) - \exp\left(\frac{V_{BD}}{\phi_T}\right) \right] \cdot \frac{1}{q_B} \quad (24)$$

where  $I_{bjt,sat}$  is the saturation current, and the normalized base charge  $q_B$  includes high-level injection and Early effects.

Fig. 7 shows a Gummel plot measured on a body-contacted SOI nMOSFET, and this characteristic is used to extract the bipolar current model parameters. Fig. 8 shows a simulation of pass-gate logic with the PSP-SOI model. Initially, the control signal “C” and the input signal “IN” are “High” ( $V_{DD}$ ). With both the nMOS and pMOS turned on, the drain node and internal body potentials settle to  $V_{DD}$ . If the source node (IN) is pulled down after switching the control signal “C” to “Low”,




Fig. 6. Impact of EVB tunneling current on the delay times of a transmission-gate multiplexer with initial “High” condition. Simulations are done at several ambient temperatures. The model parameter sets used in simulations are representing typical 65nm PD/SOI technology.

a large body-to-source voltage is created. This turns on the parasitic npn BJT and causes a transient bipolar current  $I_{bjt}$  to flow. Once the body is discharged, this current disappears.




Fig. 7. Gummel plot of parasitic BJT in body-contacted SOI (nMOS). The source is grounded and drain-to-body voltage  $V_{DB} = 0$  while sweeping  $V_{BS}$ .  $W/L=3\mu m/55nm$




Fig. 8. (a) Circuit diagram of a basic pass-gate logic. (b) Waveforms of input signal  $V_{IN}$ , body potential  $V_{Bn}$  and parasitic bipolar current  $I_{bjt}$  in nMOS. The model parameters are extracted from typical 65nm PD/SOI technology.

### III. SELF-HEATING EFFECT

The self-heating effect (SHE) in SOI devices and circuits has been extensively studied [28], [29]. The heat generated in the channel raises the local temperature due to the low thermal conductivity (two orders of magnitude less than silicon) of silicon dioxide. In PSP-SOI, the self-heating effect is modeled by adding standard auxiliary  $R_{th}$ - $C_{th}$  subcircuit [30], [10], shown in Fig. 9, where  $R_{th}$  and  $C_{th}$  are thermal resistance and capacitance, respectively.

Fig. 10 shows the measured and simulated static output characteristics of a floating body SOI device. Simulations for high gate and drain bias without self-heating predict a larger drain current  $I_{DS}$  than when self-heating is included. The rise in device temperature is about 60–100K.

In most digital logic applications, self-heating is negligible since the power consumption per device under switching condition is low [31]. Further, the thermal time constant (0.1–1  $\mu s$ ) is larger than the switching clock rate and self-heating is therefore effectively suppressed. Fig. 11 (a) shows the frequency of a 51 stage ring oscillator simulated at different ambient temperatures with self-heating effect switched on and off. The actual temperature rise, as simulation predicts (Fig. 11 (b)), is small, which suggests that it is safe to turn off the self-heating in most digital circuit simulations. However, self-heating should be taken into account in parameter extraction. The data are usually taken from static measurements where self-heating effect is significant. Recently a new methodology to derive self-heating free data (for both drain and substrate currents) has been proposed to reduce the iteration loops in

parameter extraction process [32].




Fig. 9. Auxiliary self-heating network.  $P_{\text{diss}} = I_{\text{DS}} \times V_{\text{DS}}$ . The thermal node  $T_{\text{sh}}$  is accessible by the user to monitor the device temperature in Spice simulations.




Fig. 10. Measured and modeled output characteristics of floating body SOI nMOSFET.  $W/L=3\mu\text{m}/65\text{nm}$ .

#### IV. BODY CONTACT MODEL

In some critical circuits, like sense amplifiers, where slow variations of threshold voltage are unacceptable, body contacts are used to suppress the floating body effect. A common configuration is the T gate structure shown in Fig. 12.


The body resistance depends strongly on the doping profile and film thickness. A simple but inaccurate linear model often used to estimate the body resistance is

$$R_B = R_{\text{bsh}} \frac{W}{L}, \quad (25)$$


where  $R_{\text{bsh}}$  is the body sheet resistance and  $W$  and  $L$  are the width and length of the device. In practical applications the body resistance is highly bias-dependent. In some cases, the thin film can become fully depleted and the resistance of the body region becomes so high that the body terminal is effectively disconnected from the body of the device.

In PSP-SOI, a bias-dependent body resistance sub-model is provided to capture the variation of  $R_B$  with the terminal voltages:

$$R_B = \frac{W^2}{\mu_B Q_{\text{nbr}}}, \quad (26)$$



(a)



(b)

Fig. 11. (a) Simulated 51 stage ring oscillator oscillation frequency at different ambient temperatures. Model parameters are extracted from 65nm PD/SOI technology data. (b) Simulated device temperature rise in nMOS at 25°C.

where  $\mu_B$  is the mobility of majority carrier in the body (holes in nMOSFETs), and

$$Q_{\text{nbr}} = qN_{\text{EFF}}t_{\text{SI}}WL - Q_B \quad (27)$$

is the total mobile majority charge in the neutral body region. Here  $N_{\text{EFF}}$  is the effective channel doping including the effect of halo implants, and  $t_{\text{SI}}$  is the thin film thickness. The total bulk charge  $Q_B$  includes the (front) gate induced bulk charge  $Q_B^f$ , the junction depletion charges  $Q_{j,S/D}$  and the back-gate induced bulk charge.

Fig. 13 shows a typical plot of the bias dependence of body resistance. The body resistance varies significantly with the external body bias  $V_{\text{BS}}$  even when the device is off ( $V_{\text{GS}} = -0.3\text{V}$ ,  $V_{\text{DS}} = 0\text{V}$ ). Fig. 14 shows the measured and modeled body resistance under varying DC bias for an H-gate device. Depending on the bias conditions,  $R_B$  may vary by orders of magnitude. This shows that proper modeling of body resistance is crucial to modeling of the transient behavior of body-contacted SOI devices.

Floating body related effects are usually characterized from measurements on body-contacted devices across a wide range of bias. The bias dependence of  $R_B$  should be taken into account during the parameter extraction process. For example, at high forward bias ( $V_{\text{BS}} > 0.6\text{V}$ ), the body resistance becomes lower and enhances the current drive, this is rendered as a lower  $V_{\text{T}}$ . Under reverse bias, the body contact becomes less influential and the body effect is reduced (lower  $V_{\text{T}}$ ). Fig. 15 compares our model with experimental data.

The effect of body resistance is distributed in nature [33]. In our simulations, the wide body-contacted SOI device is partitioned into several smaller segments (e.g., 5) along the

width direction and they are cascaded together with proper handling of narrow-width effects.




Fig. 12. (a) A typical structure of T-gate SOI device. For H-gate SOI device, another body contact is patterned at the other end of the gate. (b) Schematic representation of the T-gate SOI sub-circuit used in simulations.




Fig. 13. Measured and modeled body resistance of body-contacted SOI device (H-gate).  $V_{GS} = -0.3V$ ,  $V_{DS} = 0V$ , back-gate bias  $V_{ES} = 0, -10V$ .  $W/L=3\mu m/65nm$ . The extracted film thickness  $t_{SI} = 45nm$  and buried oxide thickness  $t_{BOX} = 282nm$ . The sudden drop of  $R_B$  near  $V_{BS} = 0.8V$  is caused by junction currents.

## V. CONCLUSIONS

PSP-SOI was implemented in a circuit simulator and used to reproduce characteristic features of SOI CMOS devices/circuits. The new results of this work indicate that the advantages of surface potential based bulk MOSFET models can be extended to the SOI domain.

## VI. ACKNOWLEDGEMENT

This work is supported in part by the Semiconductor Research Corporation and IBM faculty award. We are grateful to L. Lemaitre and G. Coram for their help with the Verilog-A model implementation, and to B. Mulvaney for the use of the Mica<sup>©</sup> simulator used.





Fig. 14. Measured and modeled body resistance of an H-gate SOI structure under varying DC bias condition.  $W/L=4\mu m/2\mu m$ .




Fig. 15. The effect of body resistance on the threshold voltage. Model parameters are extracted from body-contacted SOI.  $W/L=3\mu m/65nm$ .

## REFERENCES

- [1] J. Colinge, *Silicon-On-Insulator Technology: Materials to VLSI*. Springer, 1997.

- [2] G. Shahidi, "SOI technology for the Ghz era," in *Proc. Int'l Symp. on VLSI Technology, Systems, and Applications*, April 2001, pp. 11–14.
- [3] J. Cai and C. T. Sah, "Gate tunneling currents in ultrathin oxide metal-oxide-silicon transistors," *J. Appl. Phys.*, vol. 89, pp. 2272–2285, 2001.
- [4] A. I. Araujo Cunha, M. C. Schneider, and C. Galup-Montoro, "An explicit physical model for the long-channel MOS transistor including small-signal parameters," *Solid-State Electron.*, vol. 38, no. 11, pp. 1945–1952, Nov. 1995.
- [5] C. C. Enz, F. Kruppenacher, and E. A. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications," *Analog Integr. Circuits Signal Process.*, vol. 8, no. 1, pp. 83–114, 1995.
- [6] G. Gildenblat, H. Wang, T.-L. Chen, X. Gu, and X. Cai, "SP: An advanced surface-potential-based compact MOSFET model," *IEEE J. Solid-State Circuits*, vol. 39, pp. 1394–1406, Sept. 2004.
- [7] G. Gildenblat, X. Li, H. Wang, W. Wu, R. van Langevelde, A. J. Scholten, G. D. J. Smit, and D. B. M. Klaassen, "Introduction to PSP MOSFET model," in *Tech. Proc. of the 2005 Workshop on Compact Modeling (WCM)*, Anaheim, CA, May 2005, pp. 19–24.
- [8] R. van Langevelde and F. M. Klaassen, "An explicit surface-potential-based MOSFET model for circuit simulation," *Solid-State Electron.*, vol. 44, pp. 409–418, March 2000.
- [9] M. Miura-Mattausch, H. Ueno, M. Tanaka, H. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama, "HiSim: a MOSFET model for circuit simulation connecting circuit performance with technology," in *IEDM Tech. Digest*, Dec. 2002, pp. 109–112.
- [10] P. Su, S. Fung, S. Tang, F. Assaderaghi, and C. Hu, "BSIMP2: a partial-depletion SOI MOSFET model for deep-submicron CMOS designs," in *Proc. IEEE Custom Integrated Circuits Conf. (CICC)*, May 2000, pp. 197–200.
- [11] J. Sleight and R. Rios, "A continuous compact MOSFET model for fully- and partially-depleted SOI devices," *IEEE Trans. Electron Devices*, vol. 45, no. 4, pp. 821–825, April 1998.
- [12] W. Wu, X. Li, H. Wang, G. Gildenblat, G. Workman, S. Veeraraghavan, and C. McAndrew, "SP-SOI: a third generation surface potential based compact SOI MOSFET model," in *Proc. IEEE Custom Integrated Circuits Conf. (CICC)*, Sept. 2005, pp. 819–822.
- [13] N. Sadachika, D. Kitamaru, Y. Uetsuji, D. Navarro, M. Yusoff, T. Ezaki, H. Mattausch, and M. Miura-Mattausch, "Completely surface-potential-based compact model of the fully depleted SOI-MOSFET including short-channel effects," *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 2017–2024, Sept. 2006.
- [14] J. Watts, C. McAndrew, C. Enz, C. Galup-Montoro, G. Gildenblat, C. Hu, R. van Langevelde, M. Miura-Mattausch, R. Rios, and C. Sah, "Advanced Compact Models for MOSFETs," *Workshop on compact modeling, NSTI-Nanotech*, May, 2005.
- [15] G. Gildenblat, X. Li, W. Wu, H. Wang, A. Jha, R. van Langevelde, G. D. J. Smit, A. Scholten, and D. Klaassen, "PSP: An advanced surface-potential-based MOSFET model for circuit simulation," *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 1979–1993, Sept. 2006.
- [16] X. Li, W. Wu, A. Jha, G. Gildenblat, R. van Langevelde, G. D. J. Smit, A. J. Scholten, D. B. M. Klaassen, C. McAndrew, J. Watts, M. Olsen, G. Coram, and S. Haudhry, and J. Victory, "Benchmarking PSP compact model of MOS transistors," in *IEEE Int'l Conf. on Microelectronic Test Structures*, pp. 264 – 259, 2007.
- [17] R. van Langevelde, A. J. Scholten, and D. B. M. Klaassen, "Philips MOS Model 11," Dec. 2002. [Online]. Available: [http://www.nxp.com/Philips\\_Models/mos\\_models](http://www.nxp.com/Philips_Models/mos_models)
- [18] C. McAndrew, "Validation of MOSFET model source-drain symmetry," *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 2202–2206, Sept. 2006.
- [19] W. Wu, X. Li, G. Gildenblat, G. O. Workman, S. Veeraraghavan, C. C. McAndrew, R. van Langevelde, G. D. J. Smit, A. J. Scholten, and D. B. M. Klaassen, "A compact model for valence-band electron tunneling current in partially depleted SOI MOSFETs," *IEEE Trans. Electron Devices*, vol. 54, no. 2, pp. 316–322, Feb. 2007.
- [20] L. Lemaitre, C. McAndrew, and S. Hamm, "ADMS-automatic device model synthesizer," *Proc. IEEE Custom Integrated Circuits Conf. (CICC)*, pp. 27–30, 2002.
- [21] J.-S. Goo, J. An, C. Thuruthiyil, T. Ly, Q. Chen, M. Radwin, M. Zhi-Yuan Wu Lee, L. Zamudio, J. Yonemura, M. Assad, F. Pelella, and A. Icel, "History-effect-conscious SPICE model extraction for PD-SOI technology," *IEEE int'l SOI Conference*, pp. 156–158, 2004.
- [22] A. J. Scholten, G. D. J. Smit, M. Durand, R. van Langevelde, and D. B. M. Klaassen, "The physical background of juncap2," *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 2098–2107, Sept. 2006.
- [23] C. Chuang and R. Puri, "Effects of gate-to-body tunneling current on PD/SOI CMOS latches," in *Int'l Conf. on Simulation of Semiconductor Processes and Devices (SISPAD)*, Sept. 2003, pp. 291–294.
- [24] R. Joshi, C. Chuang, S. Fung, F. Assaderaghi, M. Sherony, I. Yang, and G. Shahidi, "Effects of gate-to-body tunneling current on PD/SOI CMOS sram," in *Tech. Digest VLSI Symp.*, June 2001, pp. 75–76.
- [25] R. Tsu and L. Esaki, "Tunneling in a finite superlattice," *Appl. Phys. Lett.*, vol. 22, no. 11, pp. 562–564, 1973.
- [26] X. Gu, T.-L. Chen, G. Gildenblat, G. Workman, S. Veeraraghavan, S. Shapira, and K. Stiles, "A Surface Potential-Based Compact Model of n-MOSFET Gate-Tunneling Current," *IEEE Trans. Electron Devices*, vol. 51, no. 1, pp. 127–135, 2004.
- [27] P.-F. Lu, C.-T. Chuang, J. Ji, L. Wagner, C.-M. Hsieh, J. Kuang, L.-C. Hsu, J. Pelella, M.M., S.-F. Chu, and C. Anderson, "Floating-body effects in partially depleted SOI CMOS circuits," *IEEE J. Solid-State Circuits*, vol. 32, no. 8, pp. 1241–1253, Aug. 1997.
- [28] L. Su, J. Chung, A. Antoniadis, K. Goodson, and M. Flik, "Measurement and modeling of self-heating in SOI nMOSFETs," *IEEE Trans. Electron Devices*, vol. 41, no. 1, pp. 69 – 75, 1994.
- [29] B. Tenbroek, M. Lee, W. Redman-White, R. Bunyan, and M. Uren, "Impact of self-heating and thermal coupling on analog circuits in SOI CMOS," *IEEE J. Solid-State Circuits*, vol. 33, no. 7, pp. 1037 – 1046, 1998.
- [30] R. Vogelsong and C. Brzezinski, "Simulation of thermal effects in electrical systems," *Proc. Applied Power Electronics Conference and Exposition (APEC'89)*, pp. 353–356, 1989.
- [31] H. Nakayama, P. Su, C. Hu, H. Nakamura, H. Komatsu, K. Takeshita, and Y. Komatsu, "Methodology of self-heating free parameter extraction and circuit simulation for SOI CMOS," *Proc. IEEE Custom Integrated Circuits Conf. (CICC)*, pp. 381 – 384, 2001.
- [32] Q. Chen, Z.-Y. Wu, R. Y. Su, J.-S. Goo, C. Thuruthiyil, M. Radwin, N. Subba, S. Suryagandh, T. Ly, V. Wason, J. X. An, and A. B. Icel, "Extraction of self-heating free i-v curves including the substrate current of PD SOI MOSFETs," in *IEEE Int'l Conf. on Microelectronic Test Structures*, pp. 272 – 275, 2007.
- [33] G. Workman and J. Fossum, "A comparative analysis of the dynamic behavior of BTG/SOI MOSFETs and circuits with distributed body resistance," *IEEE Trans. Electron Devices*, vol. 45, no. 10, pp. 2138 – 2145, 1998.