[Personal Information] [Resume] [Academics] [Projects & Papers] [Professional Experience] [Awards/Achievements] [Hobbies & Interests] [Volunteer Experience] [Downloads & Links]
[References] [Contact Information]
Projects and Papers
Given below is a list of all the projects I have done (and am doing) and the papers I have presented as a student.
PROJECTS IN THE INDUSTRY
Top Level verification of E1/T1 system for Octal Frame and Line Interface Component
[June, 2004 -]
Organisation : Infineon Technologies AG, Munich, Germany
Guides : Matthias Schneider, Martin Baumert [COM TI AC Department,Infineon Technologies, Munich,Germany]
This project is a live project, which is being carried out at Infineon Technologies AG, Munich, Germany. Main task is to carry out the 'Functional Verification of Octal FALC'. This project helped in learning Semiconductor Highway/Inway, data management, TOPS/C environment, proper guidelines in coding style for VHDL/Verilog languages, debugging environment and lot more. This project paved a way to my professional life and gave me good international experience.
Organisation : Master Control Facility, ISRO, Department of Space, Hassan, India
[May - July, 2002]
Guides : Mr. Thirtha [Sr. Scientist, Computer Science, Master Control Facility, ISRO, Department of Space, Hassan, India
And Mr. Thiagarajan[Sr. Scientist, Electricals, Master Control Facility, ISRO, Department of Space, Hassan, India
Done at
INSAT Master Control Facility-ISRO, Department of Space, Hassan, INDIA as a part of the Practice School-I program of the university. It gave me hands on experience with microprocessor kit along with analog system processing and conditioning, and how these concepts are used in different sensor applications in the industry.PROJECTS DONE AT BITS-PILANI
[Aug - Dec, 2004]
Guide : Mr. Abhijit Asati [Lecturer,EEE Department, BITS, Pilani]
Microprocessor logic design was done with the help of level-2 hardware flow charts which considers house keeping tasks and operational tasks separately and implementation was carried out in VHDL.I made full use of all concepts I had learnt in Digital electronics and computer organization.
[Jan - May, 2004]
Guide : Dr. Rajnish Sharma [ Lecturer, EEE Department, BITS, Pilani]
Deposition techniques such as evaporation, sputtering, chemical vapor deposition and epitaxy are studied and a model is developed which optimizes for flow rate, pressure, temperature, concentration, epitaxial thickness uniformity and minimum particulate generation. It served as an introduction to advanced concepts in microelectronic fabrication process.
[Jan - May, 2003]
Guide : Prof. (Dr.) Ram Awtar [ Professor, Mathematics and Computer Science Department, BITS, Pilani]
This project involved research into various coding and decoding techniques. Various techniques were analyzed and compared, to decide their suitability for different applications. Secret codes using elements from Z26 , base 100 system were analyzed and proposed. Error correcting codes using the elements of Z2 , Hamming code and constructing finite fields were analyzed and proposed. This project enabled me to present one research paper.
[Jan - May, 2004]
Guide : Ms. Shika Tripati [ Lecturer, EEE Department, BITS, Pilani]
This project involved research into various transformations such as DCT, DST, Wavelet transformation and so on. Much emphasis is laid on the study of application of wavelets in signal processing, speech processing, image compression, JPEG 2000, harmonic analysis, medical imaging and musical signals. This project helped me in developing some competing methods with wavelets
[Aug - Dec, 2002]
Guide : Prof.(Dr.) Rajiv Kumar [ Assistant Professor, Mathematics and Computer Science Department, BITS, Pilani]
Matlab simulation of different types of PDEs such as parabolic that describes heat flow and hyperbolic that describes wave motion was carried out. ’C’ coding was also done. It served as an introduction to advanced concepts in modeling various physical phenomenon.
RESEARCH PAPERS / PRESENTATIONS
Co-authored with Mr. Ashwin Alapati[Under graduate student, Department of Mathematics, Electrical and Electronics, BITS,Pilani] under the supervsion of Prof. Ram Awtar[ Professor, Mathematics and Computer Science Department,BITS,Pilani]
The above paper presented some of the other results and conclusions I had obtained in my project 'Application of finite fields in coding and decoding'. It came out as the best paper submitted and won the first prize at the paper presentation event at APOGEE 2004, a national level technical festival hosted by BITS - Pilani, Rajasthan, India in March, 2004.
PROJECTS EXHIBITED IN ALL INDIA ACADEMIC AND TECHNICAL FESTIVALS

[Jan - May,2004]
Guide : Dr.(Ms.) Anu Gupta [ Lecturer, EEE Department, BITS, Pilani]
This project was exhibited during APOGEE-2004, a national level technical festival organized by BITS, Pilani, Rajasthan, INDIA in March 2004.Heuristic models from artificial intelligence were employed in coding this game module in VHDL. Bit stream was generated and downloaded onto FPGA. It was a working model.
Guide : Prof.(Dr.) Rajiv Kumar [ Assistant Professor, Mathematics and Computer Science Department, BITS, Pilani]
[Jan - May, 2003]
This project was exhibited during APOGEE-2003. Design specifications were planar triangulated and with the help of orderly spanning tree a chip with optimized area was obtained. It was a conceptual model.
Implementation of network routing (Dijkstra’s) algorithm using Java
[Jan - May, 2003]
Guide : Prof.(Dr.) Rajiv Kumar [ Assistant Professor, Mathematics and Computer Science Department, BITS, Pilani]
This project was exhibited during APOGEE-2003.Optimal path for packet routing in complex networks can be obtained by employing Dijkstra’s algorithm. User interactive Java applet is created and the output is made more graphical. It was a working model.
Solving Chinese Postman problem using VC++
[Jan - May, 2003]
Guide : Prof.(Dr.) Rajiv Kumar [ Assistant Professor, Mathematics and Computer Science Department, BITS, Pilani]
This project was exhibited during APOGEE-2003. Postman has the problem of going round the city deliver the post-letters in a short path and in a short time without traversing the path again. This problem was solved in VC++ by employing Euler’s algorithm and is more Graphical with user interactive feature embedded in it.
PROJECTS DONE AS A PARTIAL FULFILLMENT OF COURSES AT BITS-PILANI
Design and implementation of MAC unit using Verilog HDL
[Jan - May,2004]
Guide : Dr.(Ms.) Anu Gupta [ Lecturer, EEE Department, BITS, Pilani]
This project was done as a part of Analog and Digital VLSI design course. It uses Wallace tree multiplier, Booth’s encoding (radix-4) algorithm and CSA adder for multiplication.
Design and analysis of low power and high speed VLSI circuits
[Jan - May, 2004]
Guide : Dr.(Ms.) Anu Gupta [ Lecturer, EEE Department, BITS, Pilani]
This project was done as a part of Analog and Digital VLSI design course. The layouts of JK Flip-flops were designed using static CMOS topologies and extracted netlists were simulated using Tanner EDA tools.
Online Railway ticket reservation and cancellation system
[Aug - Dec, 2002]
Guide : Dr. Dinesh Sharma [Lecturer, Computer Science and Information Systems Department, BITS, Pilani]
This project was done as a part of Data processing course. It uses Oracle database system which is programmed using developer-2000 backend; it is more secure, reliable, graphical and user interactive. It served me as an introduction to advanced concepts in database management system.