 |
| |
 |
| NORTEL NETWORKS (NYSE:NT),
Richardson, TX |
|
| Manager Business
Development, Present |
Advise on
regulatory issues (spectrum, E911, TTY) to solve problems with
technical, business, and legal implications.
Develop business cases and provide support for product
compliance/introduction.
Responsible
for strategic/market planning for wireless markets in the U.S. region.
- Developed
business case for unique Department of Treasury RFI
- Organized
waiver of spectral efficiency requirement for FCC
certification
- Created
unique mathematical model to correlate market drivers
(subscriber/MOU growth) to forecast equipment sales
|
| Member of
Scientific Staff, 97-99 |
 |
Developed
end-to-end bit error test spanning the mobile telephone switch and
its peripherals. Designed
DSP card control software to support the upgrade of the DSPM
(transcoder) module. Researched
GPRS EDGE Radio Control (RLC/MAC) and investigated packet backhaul
(IP/Frame Relay/T1).
- Initiated
MTX Website to improved design efficiency of group
- Award for achieving goal of hiring design
engineers
|
|
| INNOVATIVE SIGNALS ANALYSIS,
Richardson, TX |
|
| Electronic Systems
Engineer, Part-time |
Developed
optical signal processor consisting of a laser, optics, line scan
camera, frame grabber, and Sun Enterprise 450.
Wrote software to collect, process, and display data from the
camera.
- Developed
proof of concept optical processor to launch new
company
- Received
monetary performance award from cash conscious owners
|
|
| RAYTHEON E-SYSTEMS (NYSE:RTNa),
Garland,
TX |
|
| Electronic Systems
Engineer, 92-97 |
|
Completed
development of DSP supercomputer (engineering changes,
test/diagnostic software, integration test plan, delivery to
customer facility).
- Promoted
to assembly integration lead; plan adopted by other leads
- Initiated
automated diagnostics to reduce man-hour test time
- Critical
on-site resource: TDY extended from 3 months to a year (max)
Designed
‘C ‘software for VME based SPARC5 piggybacked onto proprietary
hardware. Code received commands, performed diagnostics on HW, and
prioritized data transfers between supercomputer and two TCP/IP
sockets.
- Pivotal
role interfacing to custom hardware and other SUN workstations
- Complex
design with multiple interfaces (VME, FDDI (TCP/IP), MPM)
-
Delivered
bug-free SW allowing very quick integration with custom HW
Determined
hierarchy, designed (VHDL), simulated, synthesized, placed, routed
and tested proprietary DSP algorithms in 4000 series Xilinx FPGAs.
- Reduced
design cycle via PCI based FPGA computing machine
- Designed
innovative median finding (sort) algorithm (see EDN
article)
|
|
| IBM (NYSE:IBM),
Rochester, MN |
|
| Intern Electronics
Engineer, 89-91 |
|
Developed
HW to test microprocessor performance of the AS/400.
Designed SCSI test procedures and wrote SW to decode and
format file outputs.
- Designs
competed after little applicable coursework (no digital design)
- Recognized
for design to measure Instruction Times of AS/400 mPs
|
|
|
|
