DIGITAL SYSTEM DESIGN
PAPER NO. 2          
[email protected]
[email protected]
[email protected]
PUT ON: Dec,2002
                                              EC-404
                             DIGITAL SYSTEM DESIGN
                              (B.Tech 8th Semester, 2052)
Time : 3 Hours                                                                                        Maximum Marks : 60
NOTE:-
This paper consist of Three Sections. Section A is compulsory. Do any Four questions from
                 Section B and any two questions from Section C

                                     Section-A                                         Marks : 20

1(a) Minimize the expression :
       
(b) Define State Diagram.
(c) List the operation modes of Shift Registers.
(d) What is a detailed flow diagram ?
(e) Which criteria must be adhered to in order to design reliable and well behaved sequential machines ?
(f) What is a ROM ?
(g) List some applications of PLAs.
(h) Give some basic desirable features of a programmable controller.
(i) What are the features of a asynchronous sequential machine ?
(j) Explain the term overloading.
                                             
Section-B                                          Marks:5 Each
2. Minimize F1 and F2 using VEM technique.
       A       B      C       D      |       F1       F2
       --------------------------------------------------
       0       0       0       0       |       Φ       0
       0       0       0       1       |       Φ       0
       --------------------------------------------------
       0       0       1       0       |       1       1
       0       0       1       1       |       0       1
       --------------------------------------------------
       0       1       0       0       |       1       0
       0       1       0       1       |       1       1
       --------------------------------------------------
       0       1       1       0       |       Φ       1
       0       1       1       1       |       0       1
       --------------------------------------------------
       1       0       0       0       |       0       0
       1       0       0       1       |       0       0
       --------------------------------------------------
       1       0       1       0       |       1       Φ
       1       0       1       1       |       1       0
       --------------------------------------------------
       1       1       0       0       |       0       0
       1       1       0       1       |       1       Φ
       --------------------------------------------------
       1       1       1       0       |       0       1
       1       1       1       1       |       Φ       0
       --------------------------------------------------

3. Design a three-bit modulo 6, unit distance code up counter. Show only the D flip-flop implemetation.
4. Illustrate the possible fault that can be created by the impropper state assignment to the next states of
    a state whose branching is controlled by an asynchronous input with the help of an example.
5. Implement the following unsimplified Boolean expression using a ROM or PROM :
       
6. Explain the applications of the 8 x 02 to system control functions.
                                              
Section-C                                        Marks : 10 Each
7. Explain the following terms
       (a) Cycles and Races
       (b) Hazards.
8. Design a circuit that will function as prescribed by the state diagram given below :

       
9. Give details of the following terms with reference to VHDL :
       (a) Structural models
       (b) Logical operators.
<<PREVIOUS     1     2     3    NEXT>>    
ECE      CSE     EIE     FIRST YEAR PAPERS     SECOND YEAR PAPERS     THIRD YEAR PAPERS
Hosted by www.Geocities.ws

1