| EC-404 Digital System Design (B.Tech 8th Semester, 2063) Time : 3 Hours Maximum Marks : 60 NOTE:- This paper consist of Three Sections. Section A is compulsory. Do any Four questions from Section B and any two questions from Section C Section-A Marks : 20 1 (a) Differentiate between combinational and sequential circuits. (b) list the design steps for synchronous sequencial circuits. (c)What are the applications of counters and list their characteristics also? (d) Define the term system controller. (e) Explian the purpose of a DFD. (f) List the applications of PROM. (g)How is FPLA differfrom PLa? Give some applications of FPLA. (h) Give the functional description of the 8 x 02 instructions BSR and BRT. (i) What is a hazard and how it can be avoided ? (j) What is a structural model ? Section-B Marks:5 Each 2. Design a three-bit modulo-6, unit distance code, updown counter with a synchronous CLEAR, one which has the same sequential code as given below : 000, 001, 011, 010, 110, 100, 000 3. Use a small (4 x 4) ROM to convert four-bit BCD to an excess-3 code. 4. Draw and explain the general model of the system controller sequential circuit utilizing shift registers and counters as the memory element. Discuss any advantages and disadvantages of this model. 5. List the design steps for devolping asynchronous circuits. 6. Compare behvioural and data flow models fo digital design. Section-C Marks : 10 Each 7. Design a circuit that will function as as prescribed by the state diagram given below : Input Format : ---------- Output 8. Design a binary toggle circuit that changes state with each rising-edge of the clock input. 9. Using VEM Simplify the following expressions : __ _ __ _ _ ___ __ _ _ __ __ (a) F1 = ABCD + ABCD + ABCD + ABCD + ABCD + ABCD + ABCD(PHI) + ABCD(PHI) _____ ___ __ _ __ _ __ __ _ __ __ _ (B) F2 = ABCD + ABCD + ABCD(PHI) + ABCD + ABCD(PHI) + ABCD + ABCD + ABCD + ABCD(PHI) + ABCD(PHI) |
| DIGITAL SYSTEM DESIGN |
| PAPER NO.1 |
![]() |
| PUT ON MAY, 2K2 |