Priyank 's Virtual Home !!!
    Home     My Blog Personal Details Education Skills Hobbies Projects Resume  
Welcome     To      Priyank 's      Virtual Home .......
 

Cool Links 

         

Email

Indiatimes

Yahoo

Postmark

Hotmail

IIT-G Mail

 

Sports

EspnStar

Skysports

 

World  News

BBC

CNN

 

IEEE

IEEE

.
 

    

     Welcome to My Homepage .......

 

 
       Hi Visitor !!

            

              pRIYANK  JAIN

                  Undergraduate  ( Vth Semester )

                  Bachelor of  Technology                         

                  Computer Science & Engineering

                  Indian Institute Of Technology

                  Guwahati .  

               

 

                                           

                

                 Project Topics  

                                                            

 

 A-Z  of Me !!

 

  P     Personalble

  R    Rational

  I      Innovative

  Y     Young

  A     Artistic

  N     Naughty

  K     Keen

     

 

 

 

  Search the web :
  

        

Use Advanced Search

 

Contact Me

 

 

 

 

                                                                                                                                                                                                                                               

                

 

Operating  Systems

Objective     :    NACH - OS , To enhance an educational OS Kernel &  running user programs                          on a MIPS-DEC simulator.

Guide          :     Prof. Gautam Barua

Description  : 

·   Implementation of various Process Synchronization primitives like    semaphores, conditional variables etc. to write multithreaded programs and solving various process synchronization problems.

·   Implemenation of a Thread Safe FileSystem.

·   Design of Virtual Memory using Demand Paging. The main memory is used as a cache for the secondary storage

·   A scheduler was developed for NachOS which uses the Round Robin Paradigm thus making it a true Multiprogramming OS.

                                                                                             top

 

Computer   Architecture

Objective     :     To design and implement a  8-bit CPU with memory interfacing

Guide          :     Dr. J.Deka

Description  :        The main features of the processor are :

·   CISC based architecture design.

·   Microprogramming logic using EPROMs.

·   8-bit Data & Address Bus.

·   8 –bit opcode.

·   Instruction Set includes 17 instructions like call, return, load, store,            jump,  move  and arithmetic operations.

·   Subroutine and Jump Support using Stack implementation.

For a  detailed report click here .                                               

top

 

 

Software   Engineering 

Objective     :      Automation of Institute’s Medical Section Using Rational Rose Software.

Guide          :     Dr. P.K.Das

Description  :

·   Rational Rose used to capture the schema along with other software engineering techniques.

·   Through Software Requirement Services (SRS) for precise knowledge of requirements.

·   RAD (Rapid Application Development) & Spiral Models of software development used for optimized efficiency.

·   Windows based web application with front-end in JSP and backend MS-Access Database.

·   Encryption system implemented providing security across network.

·   Features included – Inventory , Message Boards, New Consignment management and other querying facilities.

top

 

 

Artificial   Intelligence

Objective     :     Game Simulation – Car Racing

Description  :     

·         Developed the player’s response program as a part of game simulation.

·   Used A. I. programming techniques & probabilistic approach to comprehend the best possible moves for the car.

·   Challenges included limited Vision of racing track, Speed Breakers, sudden potholes and collision with opponents.

·   C++ programming language used for implementing the logic behind the wheels.

top

 

 

Programming   Languages

Objective     :     To develop an interpreter for  the Random Access Machine's program.

Guide          :      Dr. Santanu Chattopadhyay

Description  :       

·   Random Access Machine included a memory, a program, an input file and an output file.

·   Input and Output files consisted of sequence of values and were consumed and produced respectively by a operation in program.

·   Memory consisted of variables accessed directly by program.

·   Instruction set included read, write, jump and arithmetic operations and a corresponding interpreter was designed in C language for this Random Access Machine.

 top

 

.NET  Programming

Objective     :      Automation of Pay-Roll System of a private institution.

Description  :    

·         Web Application for storing and accessing salaries of employees of an industry.

·    Automating tasks of bonus , increments and leave deductions etc.

·    Developed in ASP. NET and Oracle 8 Personal Edition.

·    Database architecture designed using ERDs and implemented  using SQL *Plus.

·    Tuning of database for optimizing efficiency.

·    ASP used for storing, updation and accession of database in the web application.

top

                                            

 

Data Structures

  • Developed a Text Editor using doubly linked lists in C++ and "ncurses" library of UNIX to implement functionalities such as scrolling, yanking, searching, deleting .Editor supported C/C++ programs, acquired proficiency in pointer management.

 

  • Garage management simulation - Simulated garage management using priority queue. Management of Car details and status check up. Track records of all cars maintained in separate data structure.  Usage of stacks and queues in implementing various waiting lists.

 

MINOR  PROJECTS

·        Development of a Unix/Linux based bash shell prototype in C using UNIX system calls. Shell had many facilities including Input/Output redirection (<, >), Piping (e.g. - ls | more) , Asynchronous execution (&), Inbuilt commands like cd, echo, grep etc.

  • A circuit for Binary Multiplier (Hardware) under Dr.J.Deka, Department of CSE, IIT Guwahati Implemented by primitive hardware chips  and a circuit for Frequency Counter (Hardware) under Dr.H.Namade , Dept. of ECE , IIT Guwahati   Implemented using LM555 Timer, Comparator, Transistor and other electrical.

  

top

                                                              

                           

Favorite Pictures

 My College Pics                                                                                                Friends Gallery

                                                 

 

 

No. Of Visitors                        Counter

 
 

                                                                                                                                       

  
Hosted by www.Geocities.ws

1