

## TRANSISTOR BIASING

The main application of transistor is in amplification. The process of raising the strength of weak signal without any change in its general shape is referred to as "faithful amplification".

For faithful applications three conditions must be satisfied

- (i) the EB junction should be forward biased.
- (ii) the CB junction should be reverse biased.
- (iii) there should be proper zero signal collector current

TRANSISTOR BIASING :- The proper flow of zero signal collector current and the maintenance of proper CE voltage during the passage of signal is known as Transistor Biasing.

BIAS STABILIZATION :- The operating point does not remain fixed even if it is properly biased due to various reasons:-

(1) Temperature Dependence of  $I_c$  :- The collector current increases with the rise in temperature.

$$I_c = \beta I_B + (1 + \beta) I_{CO}$$

$$I_c = \beta I_B + I_{CEO}$$

$$* I_{CO} = I_{CBO}$$

$$\therefore I_{CEO} = (1 + \beta) I_{CBO}$$

- (a)  $I_{CO}$  doubles for every rise of  $10^\circ\text{C}$  (leakage current)
- (b)  $\beta$  increase with temperature rise
- (c)  $V_{BE}$  decreases by  $2.5\text{mV per }^\circ\text{C}$

2) Individual VARIATIONS :- When the transistor is replaced by another transistor of same type, the value of  $\beta$  and  $V_{BE}$  are not exactly same. Hence the operating point will change.


3) THERMAL RUNAWAY :- Flow of current in the collector circuit produced heat at the collector junction. This increases the temperature. More minority carriers are generated in the base-collector region. The leakage current  $I_{CBO}$  increases

$$I_c = \beta I_B + (1 + \beta) I_{CBO} ; \quad I_{CEO} = (1 + \beta) I_{CBO}$$

$I_{CEO}$  and  $I_c$  will increase as  $I_{CBO}$  is increasing


The increase in  $I_c$  will increase the temperature which in turn increases  $I_{CBO}$ . Such a cumulative increase in  $I_c$  will ultimately shift the operation point into saturation region. The transistor can even burn. This situation is called "THERMAL RUNAWAY".

Ge Transistor between  $60^\circ$  to  $100^\circ C$   
 Si Transistor between  $150^\circ$  to  $225^\circ C$



Explanation of Thermal Runaway

## TWO TECHNIQUES FOR STABILIZATION



This technique consists use of a resistive biasing circuit which permits such a variation of base current  $I_B$  as to maintain  $I_C$  almost constant inspite of variation of  $I_{CO}$ ,  $\beta$ ,  $V_{BE}$

In this technique temperature sensitive devices such as diodes, transistor thermister etc. are used. Such devices produce compensating voltages and current in such a way the operating point is maintained stable.

### STABILITY FACTOR (S)

It is defined as the rate of change of collector current  $I_C$  with respect to the reverse saturation current  $I_{CO}$ , keeping  $\beta$  and  $V_{BE}$  constant.

$$S = \frac{\partial I_C}{\partial I_{CO}} \approx \frac{\Delta I_C}{\Delta I_{CO}} \Big|_{\beta, V_{BE} = \text{constant}}$$

The value of 'S' should be kept as small as possible, higher the value more is instability. The lowest value of 'S' is unity. Closer the value of 'S' to unity, lesser will be the variation of operating point with temperature.

2) Stability factor ( $S_\beta$ ): This is defined as the rate of change of  $I_c$  with  $\beta$  keeping  $I_{c0}$  and  $V_{BE}$  constant,

$$S_\beta = \frac{\partial I_c}{\partial \beta} \approx \frac{\Delta I_c}{\Delta \beta} \Bigg|_{I_{c0}, V_{BE} = \text{constant}}$$

3) Stability factor ( $S_V$ ) :- The rate of change of  $I_c$  with  $V_{BE}$ , keeping  $I_{c0}$  and  $\beta$  constant.

$$S_V = \frac{\partial I_c}{\partial V_{BE}} \Bigg|_{I_{c0}, \beta = \text{constant}}$$

### Expression for Stability factor ( $S$ )

When a transistor is biased in the active region of its characteristics then its  $I_c$

$$I_c = \beta I_B + (1 + \beta) I_{c0}$$

differentiating w.r.t  $I_c$  considering  $\beta = \text{constant}$

$$1 = \beta \frac{dI_B}{dI_c} + (1 + \beta) \frac{dI_{c0}}{dI_c}$$

$$1 = \beta \frac{dI_B}{dI_c} + (1 + \beta) \frac{1}{S}$$

$$\left[ \because \frac{1}{S} = \frac{dI_{c0}}{dI_c} \right]$$

$$1 - \beta \frac{dI_B}{dI_c} = (1 + \beta) \frac{1}{S}$$

$$S = \frac{1 + \beta}{1 - \beta \frac{dI_B}{dI_c}}$$

Expressions for Stability factor  $S_{\beta}$ : -

$$I_c = \beta I_B + (1 + \beta) I_{CO}$$

differentiating the above equation w.r.t  $I_c$  keeping  $I_{CO} = \text{constant}$

$$1 = \beta \frac{dI_B}{dI_c} + I_B \frac{d\beta}{dI_c} + I_{CO} \frac{d\beta}{dI_c}$$

$$1 - \beta \frac{dI_B}{dI_c} = \frac{d\beta}{dI_c} (I_B + I_{CO})$$



$$\left[ \because \frac{d\beta}{dI_c} = \frac{1}{S_{\beta}} \right]$$

$$S_{\beta} = \frac{I_{CO} + I_B}{1 - \beta \frac{dI_B}{dI_c}}$$

### OPERATING POINT

To use transistor as an amplifier, it is used in active region. To establish an operating point in this region it is necessary to provide appropriate direct potentials and currents, using external sources. Once an operating point in this region, time-varying excursions of the input signal should cause an output signal of the same wave-form. If the output signal is not a faithful reproduction of the input signal for example, if it is clipped on one side, the operating point is unsatisfactory and should be relocated on the collector characteristics.

Static Load line (DC load line): - (AB) The Quiescent Collector current and voltage are obtained by drawing DC loadline corresponding to  $R_c$  through the point  $i_c = 0$ ,  $V_{CE} = V_{CC}$ , as shown in figure.



C.E Characteristics

If  $R_L = \infty$  and if the input signal is large and symmetrical, we must locate the operating point  $Q_1$  at the loadline. In this way the collector voltage and current may vary approximately symmetrically around  $Q$ -point values  $V_{CEQ}$  and  $I_{CQ}$ .

DYNAMIC LOADLINE (AC load line) :- If  $R_L \neq \infty$  however a dynamic (AC) load line must be drawn. Since we have assumed that at the signal frequency,  $C_{B2}$  acts as a short circuit, the effective load  $R'_L$  at the collector is  $R_C$  in parallel with  $R_L$ . The dynamic load line must be drawn through the operating point  $Q_1$  and must have a slope corresponding to  $R'_L = R_C || R_L$ . This load line is AC load line (CD).