

Synopsis Draft Patent Application ¹	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 2</u></p> <p>The major problem with the <i>conventional approach</i> is that the net length and hence the cell delay is not known <i>until after placement</i>.</p>	<p><u>'446 PATENT AT 1:46-47</u></p> <p>Thus, under the <i>conventional design approach</i>, timing closure is not certain <i>until after placement</i>.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 2-3</u></p> <p>Before placement, <i>net length</i> must be <i>estimated</i>. This is usually done with <i>an estimation function or table which gives the load of a net based on its fanout</i>. Experience has shown that it is very difficult to <i>estimate</i> the length of the nets <i>accurately</i>.</p>	<p><u>'446 PATENT AT 1:37-40</u></p> <p>While <i>net lengths</i> have been <i>estimated</i> prior to placement by use of <i>an estimation function or table which gives the load value of a net based on the number of fanout gates</i>, this <i>estimation function</i> is usually <i>inaccurate</i>.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 3</u></p> <p>The result is unpleasant surprises <i>after placement</i> step 105. <i>Some nets turn out to be longer than expected</i>, and because of the <i>longer delays</i>, the <i>timing constraints</i> are not met. <i>Timing closure is not certain until after</i> step 105.</p>	<p><u>'446 PATENT AT 1:41:46</u></p> <p>This difficulty in accurately predicting net lengths leads to unpredictable delay effects <i>after cell placement</i> occurs. For example, <i>some nets turn out to be longer in length than expected</i>. These longer nets cause <i>longer delays</i> which prevent satisfaction of <i>timing constraints</i> in the digital circuit. Thus, under the <i>conventional design approach</i>, <i>timing closure is not certain until after placement</i>.</p>

¹ Note that page numbers do not appear on the Draft Patent Application.

Synopsys Draft Patent Application	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 3</u></p> <p>If <i>timing closure</i> is not <i>achieved</i> the options the <i>designer</i> has are <i>expensive</i> and <i>unreliable</i>. He may choose to <i>fix the design manually, which is difficult and time consuming, because the automatically optimized network is hard to understand</i>. He may choose to <i>change his HDL specification and repeat the synthesis process</i>. Again <i>timing closure will not be certain until after placement</i>, which means that the entire <i>process</i> needs to be traversed <i>before the designer knows if his HDL changes were successful</i>.</p>	<p><u>'446 PATENT AT 1:48-60</u></p> <p>Failure to <i>achieve timing closure</i> after placement leads to additional <i>expenses</i> and other problems for the <i>designer</i>. To correct for failure to achieve timing closure, the <i>designer</i> has the option of <i>fixing the design manually, which is difficult and time consuming because the automatically optimized digital network is not easy to understand</i>. As a second option, the designer may <i>change the Hardware Description Language (HDL) specification and repeat the design process</i>. However, <i>timing closure will again not be certain until after placement</i>. Thus, the design <i>process</i> must again be repeated <i>before the designer can determine if the HDL specification changes were successful</i> in enabling timing closure.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 3</u></p> <p>A common method of dealing with <i>inaccurate net load estimates</i> is to use <i>net load estimates</i> which are <i>considerably larger than accurate estimates</i>. This causes the <i>sizes of the cells to be considerably larger than necessary</i> but reduces the <i>probability of not meeting the timing constraints after placement</i>. Clearly using cells with <i>sizes which are larger than necessary is wasteful in both silicon area and power consumption</i>. The <i>chips</i> thus synthesized will be <i>larger, cost more to produce and use more electrical power than necessary</i>.</p>	<p><u>'446 PATENT AT 1:61-2:3</u></p> <p>A common method for dealing with <i>inaccurate net load estimates</i> is by estimating the <i>net load</i> at a <i>considerably larger value than typically estimated</i>. Although this method increases the <i>probability of meeting timing constraints after placement</i>, it causes the <i>sizes of the gates to be considerably larger than necessary</i>. Gates which are <i>larger than the necessary size are wasteful in both silicon area and power consumption</i>. This leads to <i>chips</i> which are <i>larger, more expensive to produce, and use more electrical power than necessary</i>.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 3</u></p> <p>A second <i>problem with the conventional approach</i> is that the effect of synthesis decisions is hard to calculate. <i>Performing timing analysis during optimization is very time consuming, and accounts for most of the run time of conventional synthesis systems</i>.</p>	<p><u>'446 PATENT AT 2:4-9</u></p> <p>Another <i>problem with the conventional circuit design approach</i> concerns the timing analysis required <i>during optimization and during placement</i>. The <i>timing analysis performed throughout the conventional circuit design process is very time consuming, and accounts for most of the run time of a conventional circuit design system</i>.</p>

Synopsis Draft Patent Application ¹	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 4</u></p> <p>In step 105 the placement program will <i>modify</i> the <i>net lengths</i>. Depending on which <i>location</i> was <i>chosen</i> for each cell, the <i>length</i> of each <i>net</i> can be different. As the <i>length</i> differs, the <i>capacitive load</i> of the <i>net</i> changes, and as a result, the delay of the cell driving the net changes. Therefore the <i>delays</i> which were <i>carefully optimized</i> during the <i>logic synthesis</i>, are <i>very different</i> after <i>placement</i>, and the <i>optimization</i> of the <i>network</i> is not very good.</p>	<p><u>'446 PATENT AT 2:12-19</u></p> <p>Depending on the <i>location</i> chosen for each gate, each <i>net length</i> may be <i>modified</i>. As each <i>net length</i> is <i>modified</i>, the <i>capacitive load</i> of the <i>net</i> will change. Therefore, the <i>delays</i>, which were <i>carefully optimized</i> during the <i>logic design</i>, are <i>very different</i> in value after <i>cell placement</i>, thereby contributing to <i>poor network optimization</i>.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 4</u></p> <p>Much of the progress in the state of the art can be characterized as <i>increased integration</i>. This is represented in figure 1 as various <i>feedback paths</i>, which repeat and alternate steps. The general direction has been towards programs which do <i>structuring</i>, <i>mapping</i>, <i>sizing</i> and <i>placement</i> simultaneously. It has led to <i>increasingly complex software systems</i> which are <i>slow</i> and <i>difficult to design and maintain</i>.</p>	<p><u>'446 PATENT AT 2:20-23</u></p> <p>Additionally, much of the progress in the state of the art for digital circuit design can be characterized as <i>increased integration</i> which has led to <i>increasingly complex software systems</i> which are <i>slow</i>, and <i>difficult to design and maintain</i>.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 4</u></p> <p>Iterating between <i>placement</i> and <i>sizing</i> has been especially hard to execute because placement programs are not sold by the same design automation software vendors as <i>logic synthesis programs</i>. Also they are not run by the same users: the <i>logic synthesis program</i> is often run by the <i>designer</i>, who also wrote the <i>HDL specification</i>. The <i>placement program</i> is often run by the <i>silicon chip manufacturer</i>, after the design is considered <i>complete</i>.</p>	<p><u>'446 PATENT AT 2:24-30</u></p> <p>A further disadvantage with conventional design approaches is in the difficulty of <i>iterating between placement and sizing</i>, since the <i>logic synthesis program</i> is often operated by the <i>logic designer</i> who also wrote the <i>HDL specification</i>, but the <i>placement program</i> is often operated by the <i>silicon chip manufacturer</i>, after the design is <i>complete</i>.</p>

Synopsis Draft Patent Application ¹	Specification Of 446 Patent (Also Contained in 438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 6</u></p> <p>The <i>present invention maintains timing closure</i> after it has been achieved by <i>adjusting the size of the cell during or after placement</i>. The <i>adjustments compensate for the fact that the placement algorithm can assign different net lengths to different nets and that these lengths are difficult to predict before placement</i>.</p>	<p><u>446 PATENT AT 16:23-29</u></p> <p>According to the <i>present invention, timing closure is maintained</i> after placement occurs of cells 836. To <i>maintain timing closure</i>, the size of a particular gate may be <i>adjusted during or after placement</i>. This <i>adjustment compensates for the fact that placement algorithm may assign different net lengths to different nets, and that these different net lengths are difficult to predict prior to the placement step</i>.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 8</u></p> <p>Wherever possible, the same <i>reference numbers</i> will be used throughout the <i>drawings to refer to the same or like parts</i>.</p>	<p><u>446 PATENT AT 4:59-63</u></p> <p><i>Referring in detail now to the drawings wherein similar parts or steps of the present invention are identified by like reference numerals</i>, there is seen in FIG. 1 a schematic diagram of a host computer system 100 which is capable of implementing the present invention.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 9</u></p> <p>The cells can be combinational "gates" 207, 208, 209, whose function is represented as an expression in the Boolean algebra, using AND, OR and NOT operators, or the cells can be registers 205, 206.</p>	<p><u>446 PATENT AT 5:13-17</u></p> <p>The gates can be combinational gates whose function is represented as Boolean expression based on, for example, the operators AND, OR and NOT. The gates can also be registers.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 9</u></p> <p>Each cell (e.g., 208) has one or more inputs 212, 213, and a single output 214.</p>	<p><u>446 PATENT AT 5:18-19</u></p> <p>Each gate (e.g., gate j) has one or more input 155 and a single output 160.</p>

Synopsis Draft Patent Application	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 9</u></p> <p><i>Cells whose inputs are connected to the output of a cell are called the fanin of the latter cell. Cells whose inputs are connected to the output of a cell are called the fanout of the latter cell.</i></p>	<p><u>'446 PATENT AT 5:26-32</u></p> <p><i>Gates whose outputs are connected to the inputs of a gate are collectively called the "fanin" of the latter gate. Thus, the gate k is in the fanin of the gate i. Gates whose inputs are connected to the output of a gate are collectively called the "fanout" of the latter gate. Thus, the gate j is in the fanout of the gate i.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 9</u></p> <p><i>The digital network performs a logic "function" by processing digital binary input data in a number of cycles. The input data is presented to the network on its *primary inputs* 201, 202, and the result of the computation of the network function is presented at the *primary outputs* 203, 204, of the network. The computation of the function takes one or more cycles. During each cycle the gate functions are calculated. The results are stored in the registers for use in the next cycle.</i></p>	<p><u>'446 PATENT AT 5:33-41</u></p> <p><i>The digital circuit 150 performs a logic function by processing digital binary input data in a number of cycles. The input data is presented to the digital circuit 150 at the primary inputs 170, and the result of the computation of the digital circuit function is presented at the primary outputs 175. Typically, the computation of the digital circuit function requires one or more cycles. During each cycle, the gate functions are calculated, and the calculation results are stored in registers for use in the next cycle.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 10</u></p> <p><i>The "arrival time" of the data at a gate is computed by taking the maximum arrival time of its fanin cells each increased by the delay from the input pin to the output pin.</i></p>	<p><u>'446 PATENT AT 9:55-58</u></p> <p><i>(An arrival time of the data at a gate is computed by taking the maximum arrival time of the fanin gates plus the delay measured from the input pin to the output pin of the gate).</i></p>

Synopsys Draft Patent Application	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 11</u></p> <p>The difference between the required time and the arrival time is the <i>*slack*</i>. If the arrival time is smaller than the required time, <i>the timing constraints are met</i>, and the <i>slack is positive</i>. If the arrival time is larger than the required time, the timing constraints are not met, and the slack is negative. The arrival time and required time may be different depending on whether the data is zero (0) or one (1). There also may be multiple arrival times and multiple required times to model a variety of timing constraints. <i>All slacks can be summarized as a single worst slack number, called the *network slack*. Timing closure is achieved if the network slack is non-negative.</i></p>	<p><u>'446 PATENT AT 13:27-34</u></p> <p>This determination is made by subtracting the delay of the buffer from the "local <i>slack</i>", to give the value of the predicted slack after buffer insertion. <i>Slack is zero or positive if the timing constraints are met</i>. In addition, <i>all slacks in the circuit can be summarized by the "network slack" which is the single "worst" slack number. If the network slack is non-negative, then the timing closure is achieved.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 11</u></p> <p>It is important to note that the dependency on size and load can be captured as the dependency on a single parameter C/S, and <i>the delay D is non-negative and monotonically increasing with C/S.</i></p>	<p><u>'446 PATENT AT 6:38-43</u></p> <p>The delay D of a gate can be approximated by equation (1):</p> $D=f(C/S) \quad (1)$ <p><i>The delay D is non-negative and increases as the C/S value increases.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 11</u></p> <p><i>The delay may be different for different inputs of the gate and it may be different for the falling and the rising transition.</i></p>	<p><u>'446 PATENT AT 6:58-61</u></p> <p><i>The delay D value may also be different for different inputs of the gate and it may also be different for the falling transition and rising transition of a signal propagating through the gate.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 12</u></p> <p><i>The library analysis will determine a good value for C/S for each cell in the library.</i></p>	<p><u>'446 PATENT AT 6:63-65</u></p> <p><i>The library analysis will determine a "good" value for C/S for each gate in the library based on gain considerations.</i></p>

Synopsis Draft Patent Application	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 13</u></p> <p>Mostly these optimizations <i>change the structure of the network, and the Boolean functions of the cells, without changing the overall function of the network.</i> The types of <i>optimizations</i> that should be performed are <i>behavioral optimization such as resource sharing, sequential optimizations such as retiming, algebraic optimizations such as kernel extraction and Boolean optimizations such as redundancy removal.</i> There is a large amount of literature on how each of these <i>classes of optimizations</i> can be performed.</p>	<p><u>'446 PATENT AT 9:13-22</u></p> <p>During this step, <i>the structure of the circuit and the Boolean functions of the gates are changed</i> to reduce the total number of connections, <i>without changing the overall function of the circuit.</i> Structural <i>optimizations</i> can include <i>behavioral optimizations (such as resource sharing), sequential optimizations (such as retiming), algebraic optimizations (such as kernel extraction), and Boolean optimizations (such as redundancy removal).</i> The <i>classes of optimizations</i> above are well known to those skilled in the art.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 13</u></p> <p>Following the library independent optimizations, the network <i>is mapped to a library of cells.</i> This means that <i>the logic functions of the cells are implemented with actual cells from the library.</i></p>	<p><u>'446 PATENT AT 9:25-27</u></p> <p>In step 210 (FIG. 4), the circuit <i>is mapped to a library 209 of cells.</i> Thus, <i>the logic functions of the circuit gates are implemented with actual cells from the library 209.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 14</u></p> <p>For example, we can <i>use the "boundary move" transformation to reduce the number of levels in the logic in the mapped network.</i> The <i>boundary move transform, illustrated in fig x, reduces the number of levels by bringing connection x forward.</i></p>	<p><u>'446 PATENT AT 10:45-49</u></p> <p>A <i>local transformation</i> is then <i>used to reduce the number of levels in the logic in the gate chain circuit 550.</i> The result of the <i>transformation</i> is shown as <i>gate chain circuit 550'</i> in FIG. 7B. <i>The number of levels in the logic is reduced by bringing the gate 555 forward.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 14</u></p> <p>To make the change legal <i>it is necessary that gates x, y and z are fanout free. If not, they must be made fanout free by making a copy.</i></p>	<p><u>'446 PATENT AT 10:59-62</u></p> <p>In order for the transformation shown in FIG. 7B to be valid, <i>it is necessary that gates 555, 560, and 565 are fanout free. If the gates 555, 560, and 565 are not fanout free, then they are made fanout free through copying logic.</i></p>

Synopsis Draft Patent Application	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 14-15</u></p> <p>In the <i>conventional</i> approach to logic synthesis, <i>copying logic will increase the load on gates x, x, x</i> and therefore increase the delay. <i>To predict if the transformation will improve delay, or hurt delay, it was necessary to run a complete static timing analysis with accurate delay models. If the change actually worsened the delay, then the change would be undone.</i></p>	<p><u>'446 PATENT AT 11:4-13</u></p> <p>Under <i>conventional logic</i> design, <i>copying logic will increase the load on the gates</i> whose outputs are connected to lines 575, 580, 585, and 590. In the example of FIG. 7B, the copying logic 555' <i>increases the load on the gates</i> whose outputs are connected to lines 575 and 580. <i>To predict whether or not the transformation improved delay, it is necessary to run a complete static timing analysis with accurate delay models. If the transformation (from circuit 550 to 550') were actually harmful to delay, then the transformation would have to be undone.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 15</u></p> <p><i>In the constant delay model approach, the effect of this change can be easily predicted. Note that changes in loads do not affect delay. The only change that affects delay, is the change of the fanin of gate xxx. The delay can easily be predicted by simple addition of gate delays.</i></p>	<p><u>'446 PATENT AT 10:49-58</u></p> <p><i>In the constant delay model approach, the effect of this transformation can be easily predicted. Changes in the gate loads do not affect delay, since delay is maintained as constant while gate size will be adjusted (during or after placement) to compensate for the load change. The only change which affects delay (of the gate chain circuit 550) is the change of the fanin of gate 555. This delay change can be predicted by simple addition of gate delays provided by the fanins connected at lines 590, 575, and 580 (see gate chain circuit 550' in FIG. 7B).</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 15</u></p> <p>The <i>net load</i> consists of the <i>load of the net</i>, which can be estimated using a <i>conventional net load model</i>, plus any other fixed load, such as the <i>load of a primary output</i>.</p>	<p><u>'446 PATENT AT 11:26-30</u></p> <p>The parameter <i>w</i> represents the <i>net (wire) load</i> for a given gate <i>i</i> (wherein the <i>net load can be estimated using a conventional net load model</i> such as the above-mentioned fanout-based model) plus any other fixed load such as the <i>load of the primary output</i> of the circuit implementation.</p>

Synopsis Draft Patent Application ¹	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 15</u></p> <p>In a <i>combinational network</i> this can be achieved by starting <i>at the primary outputs and traversing the network in a leveled order towards the primary inputs.</i></p>	<p><u>'446 PATENT AT 11:48-52</u></p> <p>If the digital circuit is a <i>combinational network</i> (see, e.g. circuit 150 in FIG. 2), then gate load calculation initiates <i>at the primary outputs 175 and traverses the circuit in a leveled order toward the primary inputs 170.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 15-16</u></p> <p>In a <i>sequential network there may be one or more loops, resulting a cyclic dependency: there is no rightmost cell.</i> In this case the computation <i>can start anywhere in the cycle, and repeats the cycle several times, until the capacitances converge</i> and the error is <i>sufficiently small.</i> It is possible that this iteration will <i>not converge</i> and that the <i>capacitance will increase</i> in every iteration, <i>by progressively larger amounts.</i> This situation is <i>detected</i> by requiring the increment to be smaller than <i>a preset maximum after a fixed number of iterations.</i> The iteration does <i>not converge</i> if the network is <i>an infeasible solution:</i> The current network cannot be <i>expected to work at this speed because its gain is too small.</i> Changes need to be made to the network to <i>increase the gain,</i> which <i>will usually mean increasing the delay</i> of the network as well.</p>	<p><u>'446 PATENT AT 11:53-12:4</u></p> <p>If the digital circuit is a <i>sequential network</i> (see, e.g., circuit 180 of FIG. 3), then <i>there may be one or more loops</i> (e.g., loop 182) which <i>result in a cyclic dependency</i> (i.e., <i>there is no "rightmost" gate.</i>) Gate load calculation <i>can start anywhere in the cycle, and calculation in the cycle is performed several times until the load capacitance values converge</i> or have <i>sufficiently small differences.</i> However, a condition may exist when the load <i>capacitance values do not converge and increase by progressively larger amounts</i> every cycle calculation. This increase in load capacitance values can be <i>detected</i> if the calculated load values exceed <i>a preset maximum value after a fixed number of cycle calculations.</i> When the calculated load values do <i>not converge,</i> then the particular circuit 180 has <i>an infeasible solution,</i> which indicates that the digital circuit is <i>not expected to work at the set speed because the circuit gain is too small.</i> Changes are required to <i>increase the circuit gain,</i> and these changes <i>will usually</i> lead to an increase in circuit <i>delay.</i></p>

Synopsis Draft Patent Application	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 16</u></p> <p>After the loads have been calculated the <i>size</i> can be calculated by <i>dividing the actual load by the predetermined typical load</i>. The input capacitance can be calculated by multiplying the unit gate input capacitance by the size. The ratio of these numbers is the <i>size of the gate</i>. <i>The size is a scale factor, which</i> can be applied to the area of <i>the gate</i>, to give <i>the area of the sized gate</i>. <i>The area of the network can be estimated as the sum total of the areas of the sized gates, plus the net area as estimated from the total length of all nets.</i></p>	<p><u>'446 PATENT AT 12:5-20</u></p> <p>In the above example, the <i>size S</i> of a gate <i>i</i> is determined by <i>dividing the actual load C_i by the predetermined typical load C/S of the gate i</i>. The size <i>S</i> is a scale factor which is applied to all transistor channel widths of a gate in order to determine the area of the "<i>sized gate</i>". <i>The size S is also a scale factor which is used to scale the gate's output load driving capability and its input pin loads. The area of the sized gate is determined by equation (5).</i></p> <p>area of sized gate = $S * (\text{area of gate})$ (5)</p> <p><i>The area of the mapped digital circuit can be estimated based on the sum of the total areas of the sized gates plus the net area (which is estimated from the total length of all nets in the circuit).</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 16-17</u></p> <p>We can do this by <i>calculating single parameter per net, called the net weight, which represents the sensitivity of the total area of the network with respect to the load on that net</i>. This <i>net weight</i> can be calculated in a manner that is very similar to the calculation of the pin loads during the area calculation above. Starting at <i>the primary inputs, the net weight of the first (left-most) gate is equal to its area per unit load</i>. <i>The net weights of the other cells can now be calculated with a recurrence relation traversing the network from left to right.</i></p>	<p><u>'446 PATENT AT 12:22-30</u></p> <p>Thus, the following discussion now turns to the <i>calculation of "net weights."</i> The <i>net weight represents the sensitivity of the total area of a digital circuit with respect to the load of a particular net</i>. As an example, <i>the net weight of a given gate, which is immediately coupled to the primary inputs of a digital circuit, is equal to its area per unit load</i>. Using equation (6), <i>the net weight of the other gates in the digital circuit are then calculated in a leveled order towards the primary outputs of the digital circuit.</i></p>

Synopsis Draft Patent Application ¹	Specification Of 446 Patent (Also Contained in 438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 17</u></p> <p>The <i>buffering</i> algorithm works as follows: First it finds <i>locations in the network where a buffer can be added</i> without increasing the network delay. This is done <i>by subtracting the delay of the buffer from the local slack, to give the predicted slack after buffer insertion. If the predicted slack is larger than the network slack, then a buffer can be inserted without increasing the network delay.</i></p>	<p><u>446 PATENT AT 13:23-37</u></p> <p>The <i>buffering</i> step of 215 (FIG. 4) is discussed in further detail with reference to FIG. 8. In step 650, <i>locations in the circuit are determined where a buffer can be added</i> so that buffer insertion will still permit timing constraints to be met. This determination is made <i>by subtracting the delay of the buffer from the "local slack", to give the value of the predicted slack after buffer insertion.</i> Slack is zero or positive if the timing constraints are met. In addition, all slacks in the circuit can be summarized by the "network slack" which is the single "worst" slack number. If the network slack is non-negative, then timing closure is achieved. <i>If the predicted slack calculated in step 650 is larger than the network slack, then it is possible to insert a buffer without increasing the circuit delay.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 17-18</u></p> <p>Next we have to calculate the reduction in load of this net, and check that <i>area that is added by adding the buffer does not exceed the area saved by sizing down the source gate.</i> The <i>area added by inserting the buffer</i> is simply <i>the area of the buffer times its size, where the size is determined by the load on the buffer divided by the typical load of the buffer.</i> The <i>area saved by inserting the buffer</i> can be calculated by first <i>calculating the change in load due to the insertion of the buffer: some sinks are removed, the input load of the buffer is added, and the net load estimate may change as a result of the number of fanouts of the net changing.</i></p>	<p><u>446 PATENT AT 13:37-48</u></p> <p>In step 655, it is determined whether the <i>added area due to buffer insertion does not exceed the area saved by sizing down the source gate.</i> The <i>added area (by inserting the buffer) is equal to the area of the buffer multiplied by the buffer size, wherein the buffer size is determined by the buffer load C divided by the typical load C/S on the buffer.</i> The <i>area saved by sizing down the source gate</i> is determined by first <i>calculating the change in net load due to the buffer insertion.</i> This <i>net load change</i> is due to the following: (1) <i>some sinks (which sink currents) are removed,</i> (2) <i>the input load of the buffer is added,</i> and (3) <i>the number of fanouts of the gate may change.</i></p>

Synopsis Draft Patent Application ¹	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 18</u></p> <p><i>After the buffer is inserted, the capacitances need to be updated in the fanin cone of the buffer, while the net weights need to be updated in the fanout cone of the buffer.</i></p>	<p><u>'446 PATENT AT 13:53-57</u></p> <p><i>After the buffer has been inserted, then in step 670 the capacitance values need to be updated in the fanin cone of the buffer, while the net weights need to be updated in the fanout cone of the buffer.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 18</u></p> <p>The next step is the process of "Stretching" and "Compressing" the delays of the individual gates to meet the timing constraints. Gates which are on long paths which do not meet the delay constraint are "compressed" until the path does meet the timing constraint. Gates on the short paths which easily meet the timing constraints are "Stretched". Gates with stretched delays require less area for the same load. In this step the delay of the gates is traded against the gain of the gates. When the delay of a gate decreases so does the gain of the gate. It is important that there is enough gain in the network.</p>	<p><u>'446 PATENT AT 14:20-36</u></p> <p>Prior to cell placement, the delays of the individual gates may be stretched or compressed to meet the delay constraints, as shown in step 220 of FIG. 4. As shown in FIG. 9A, by compressing (decreasing) the delay of a given gate, the gate gain decreases. Gates which are on long paths not meeting the delay constraints are compressed (in delay) until the long paths meet the delay constraints. The delay of the gates (or gate) may be decreased as long as the minimum required gain requirements are met. By stretching (increasing) the delay of a given gate, the gate gain increases (see FIG. 9A). Gates on short paths which easily meet the delay constraints are stretched (in delay), since gates with stretched delays require less area for the same load. The delay of the gates (or gate) in a path are stretched to the extent that timing constraints for the digital circuit are still met.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 18-19</u></p> <p><i>For the purpose of stretching and compressing registers can usually be considered to be part of a path which they originate, but not of a path that they terminate.</i></p>	<p><u>'446 PATENT AT 15:48-51</u></p> <p><i>For the purpose of stretching and compressing, registers in the circuit are preferably considered as part of a path from which they originate, but not part of the path from which they terminate.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 19</u></p> <p>The stretching algorithm considers the cells on a path by path basis, processing the path with the smallest slack first.</p>	<p><u>'446 PATENT AT 15:9-10</u></p> <p>The invention operates on a path-by-path basis whereby the most critical path in a digital circuit 750 is evaluated first.</p>

Synopsis Draft Patent Application	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 19</u></p> <p>After a cell <i>has been adjusted</i>, it becomes "<i>locked</i>" and its <i>delay cannot be</i> changed by the <i>stretching</i> algorithm.</p>	<p><u>'446 PATENT AT 15:21-25</u></p> <p>After the gate 754 <i>has been adjusted</i> to meet the Path 2 timing constraints, it becomes "<i>locked</i>," whereby the gate 754 delay will <i>not be</i> adjusted further for the remainder of the compression and <i>stretching</i> step.</p>