



Methods for 3D Stacking



Technologies for Area interconnection between Stacked ICs


Company	Application	Technique
Fujitsu	ASIC	Flip Chip stacked chips without spacers
University of Colorado & UCSD	Optoelectronic	Flip Chip stacked chips with spacers
Huges	ASIC	Microbridge springs and thermomigration vias

Wire Bonded Stacked Chips



- Mother chip acts as substrate for daughter chip

Stacked Tape Carriers



Stacked TAB on PCB

TAB-Tape Automated Bonding




Stacked TAB on Lead Frame


TAB- driver or controller is placed in a thin, hard-bubble package; which the leads extend from the bubble package on a thin substrate. The TAB attaches to the PCB or display glass by the adhesives along the edge

Methods for 3D Stacking

3D Stacking



Adhesiveless 3D Integration



Covalent Bonding of SiO₂

Adhesiveless bonding technique

SiO₂ to SiO₂ bonding technique

GaAs material can be coated with SiO₂ prior to bonding

Prior to bonding surfaces must be planarized using CMP

Then Ziptronix's proprietary process (Ziroc) is used to activate one or both of the bonding surfaces

Ziroc technology provides covalent bonding between surfaces at room temperature

Many varieties of materials can be bonded directly or depositing a thin layer of oxide over them

Bonding process is carried out in normal foundry ambient


Flip Chip Bonding

Doping Level	Step 1: GaAs MQW Modulator Formation	Thickness
	Au	1000•
p+ - $5 \times 10^8 / \text{cm}^3$	p+ GaAs	500•
p - $10^8 / \text{cm}^3$	$\text{Al}_{0.3}\text{Ga}_{0.7}\text{As}$ graded from x= 0.3 to x=0	500•
undoped	$\text{Al}_{0.3}\text{Ga}_{0.7}\text{As}$ (spacer)	70•
undoped	i- MQW	6600•
undoped	$\text{Al}_{0.3}\text{Ga}_{0.7}\text{As}$ (spacer)	undoped
n - $10^8 / \text{cm}^3$	$\text{Al}_{0.3}\text{Ga}_{0.7}\text{As}$	1.5 μm
undoped	GaAs - Substrate	undoped


MQW consists of 55 periods of 90• GaAs wells and 90• $\text{Al}_{0.3}\text{Ga}_{0.7}\text{As}$ barriers

Flip Chip Bonding – Contd...

Step 2: Contact Formation




Step 3: Flip Chip integration



1. GaAs 850 nm Modulators solder bonded to Silicon, K.W. Goossen et al, IEEE photonics Tech. Letters, Vol 5, No. 7, July 1993
2. GaAs MQW Modulators Integrated with Si CMOS, K.W. Goosen, IEEE Photonics Letters Vol.7 No. 4 April 1995

Flip Chip Bonding – Contd...

Step 4: GaAs substrate Removal and Anti reflection Coating Formation



In contacts are bonded when the aligned chips are heated to 200°C for 15 min..

AZ4210 photoresist was flowed between chips and air dried for 12 hrs.


It protects sample during etching for GaAs substrate removal and gives additional mechanical support.

GaAs substrate was then etched away using $\text{H}_2\text{O}_2:\text{NH}_4\text{OH}$, which stops on $\text{Al}_{0.3}\text{Ga}_{0.7}\text{As}$

Before etching KOH etching was done briefly to remove GaAs oxide layer.

Integration of InGaAs VCSEL (Applique Method)¹


1. VCSEL fabrication



VCSEL^{1,2}


1000 Å AlAs etch layer on (100) n-GaAs substrate
 3 pairs of $\text{Al}_{0.5}\text{Ga}_{0.5}\text{As}/\text{GaAs}$ smoothing layer
 22 ½ pairs of the AlAs/GaAs n-bragg reflectors
 3 $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$ QW active region
 18 pairs of p-doped top reflectors
 180 Å superlattice linear grading at the GaAs/ AlAs interface for the reflectors
 Proton implantation for lateral current confinement into 10 μm diameter.
 A solution of $\text{H}_2\text{SO}_4:\text{H}_2\text{O}_2:\text{H}_2\text{O}$ is used to form 20 μm mesa till etch stop layer is reached
 Top ring Contacts (Cr/Au) are formed with apertures of 20 μm
 Polyimide is then deposited around mesa.

2. Mounted on Glass substrate



VCSEL array is attached to the glass substrate, facing down, using black wax

3. GaAs Substrate removal n- Contact metal Formation




GaAs is first removed by mechanical grinding and polishing within 100 μm of the laser
 Then wet etching using $\text{NH}_3\text{OH}:\text{H}_2\text{O}_2$ solution till AlAs etch stop layer is reached
 Then AlAs and smoothing layers are etched in dilute HF
 Now optically smooth surfaces are obtained
 Pd/ Ge/ InSn (1000 Å/ 1000 Å/ 1.5 μm) back contact is then formed (e beam evaporation) after photoresist patterning
 This contact has little stress on epi layer compared to AuGe contact, as a high stress will induce film curvature which can inhibit uniform contacting
 InSn is used for bonding with Si


1. D.L Mathine, "The integration of III-V Optoelectronics with silicon circuitry", *IEEE J. Quantum Electronics*, Vol. 3, No. 3, June 1997, pp. 952-959
2. H.Fathollahnejad, "The integration of GaAs VCSEL onto silicon circuitry", IEEE

Integration of GaAs VCSEL (Applique Method)¹


1. CMOS wafer fabrication




2. VCSEL fabrication



3. Mounted on Glass substrate




4. GaAs Substrate removal n- Contact metal Formation



1. D.L Mathine, "The integration of III-V Optoelectronics with silicon circuitry", *IEEE J. Quantum Electronics*, Vol. 3, No. 3, June 1997, pp. 952-959

Integration of InGaAs VCSEL (Applique Method)¹ Contd...

5. Integration with CMOS and Contact Formation



The array is removed from glass slide and bonded to pondbad (In) on the CMOS
VCSEL was then coated with polyimide
Polyimide was exposed, developed and patterned to provide insulation
Al was then evaporated to form top contact to V_{DD} continuity.

1. D.L Mathine, "The integration of III-V Optoelectronics with silicon circuitry", *IEEE J. Quantum Electronics*, Vol. 3, No. 3, June 1997, pp. 952-959