


Homework Assignment #6

Assigned Thursday, March 3, 2005

Due Thursday, March 10, 2005

(Note – Solutions are posted on the course web site after the due date)

1. (30 pts) You are to design a circuit which inputs a two's complement binary number between -7 and $+7$. Its output is the absolute value ($\text{abs}(-5) = \text{abs}(5) = 5$, etc.). Derive reduced expressions for each output signal. Be sure to take advantage of any "don't care" combinations to simplify the circuit.
2. (20 pts) A circuit adds two 4-bit numbers (x_3, x_2, x_1, x_0) and (y_3, y_2, y_1, y_0) to produce a 4-bit sum (s_3, s_2, s_1, s_0) and a carry out bit c_4 . Design another circuit to detect a two's complement overflow and output a logic HIGH if an overflow occurs. Use only the signals listed above.
3. (20 pts) The following diagram shows a ripple adder that adds two 4-bit numbers, $x = (x_3 \ x_2 \ x_1 \ x_0)$ and $y = (y_3 \ y_2 \ y_1 \ y_0)$, and a carry-in bit c_0 . Consider the inputs $x = 1010$, $y = 1110$, $c_0 = 1$.



- (a) Give the binary values for the sum $s = (s_3 \ s_2 \ s_1 \ s_0)$ and carry-out bits $c = (c_4 \ c_3 \ c_2 \ c_1)$.
 - (b) Give the decimal values of x , y , and s if the numbers are 4-bit unsigned numbers. Is there overflow?
 - (c) Give the decimal values of x , y , and s if the numbers are 4-bit two's complement numbers. Is there overflow?
4. (30 pts) Consider a 4-bit carry-lookahead adder.
 - (a) Write the equations to compute the carry out bits (c_1, c_2, c_3, c_4) , following section 5.4 in the text.
 - (b) Draw the complete circuit for this adder (you can use Quartus).
 - (c) Determine the number of gates needed to implement the 4 bit carry-lookahead adder, assuming no fan-in constraints. Note that your total should include the four 3-input XOR gates needed to generate the sum bits. (Hint: the total is greater than 25 but less than 30.)