

Homework Assignment #6 - SOLUTIONS

Assigned Thursday, March 3, 2005

Due Thursday, March 10, 2005

(Note – Solutions are posted on the course web site after the due date)

- 1. (30 pts) You are to design a circuit which inputs a two's complement binary number between -7 and $+7$. Its output is the absolute value ($\text{abs}(-5) = \text{abs}(5) = 5$, etc.). Derive reduced expressions for each output signal. Be sure to take advantage of any "don't care" combinations to simplify the circuit.**

Solution:

	x_3	x_2	x_1	x_0	a_3	a_2	a_1	a_0
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	1	0
3	0	0	1	1	0	0	1	1
4	0	1	0	0	0	1	0	0
5	0	1	0	1	0	1	0	1
6	0	1	1	0	0	1	1	0
7	0	1	1	1	0	1	1	1
-8	1	0	0	0	d	d	d	d
-7	1	0	0	1	0	1	1	1
-6	1	0	1	0	0	1	1	0
-5	1	0	1	1	0	1	0	1
-4	1	1	0	0	0	1	0	0
-3	1	1	0	1	0	0	1	1
-2	1	1	1	0	0	0	1	0
-1	1	1	1	1	0	0	0	1

Doing the Kmaps, we get

$$a_3 = 0$$

$$a_2 = x_3' x_2 + x_3 x_2' + x_2 x_1' x_0'$$

$$a_1 = x_3' x_1 + x_1 x_0' + x_3 x_1' x_0$$


$$a_0 = x_0$$

- 2. (20 pts) A circuit adds two 4-bit numbers (x_3, x_2, x_1, x_0) and (y_3, y_2, y_1, y_0) to produce a 4-bit sum (s_3, s_2, s_1, s_0) and a carry out bit c_4 . Design another circuit to detect a two's complement overflow and output a logic HIGH if an overflow occurs. Use only the signals listed above.**

Overflow occurs if you add two positive numbers and get a negative number, or two negative numbers and get a positive number:

$$\text{OVERFLOW} = x_3' * y_3' * s_3 + x_3 * y_3 * s_3'$$

3. (20 pts) The following diagram shows a ripple adder that adds two 4-bit numbers, $x = (x_3 x_2 x_1 x_0)$ and $y = (y_3 y_2 y_1 y_0)$, and a carry-in bit c_0 . Consider the inputs $x = 1010$, $y = 1110$, $c_0 = 1$.



- (a) Give the binary values for the sum $s = (s_3 s_2 s_1 s_0)$ and carry-out bits $c = (c_4 c_3 c_2 c_1)$.

Solution: $s = 1001$, $c = 1110$

- (b) Give the decimal values of x , y , and s if the numbers are 4-bit unsigned numbers. Is there overflow?

Solution: $x = 10$, $y = 14$, $s = 9$. There is overflow.

- (c) Give the decimal values of x , y , and s if the numbers are 4-bit two's complement numbers. Is there overflow?

Solution: $x = -6$, $y = -2$, $s = -7$. No overflow.

4. (30 pts) Consider a 4-bit carry-lookahead adder.
- Write the equations to compute the carry out bits (c_1, c_2, c_3, c_4), following section 5.4 in the text.
 - Draw the complete circuit for this adder (you can use Quartus).
 - Determine the number of gates needed to implement the 4 bit carry-lookahead adder, assuming no fan-in constraints. Note that your total should include the four 3-input XOR gates needed to generate the sum bits. (Hint: the total is greater than 25 but less than 30.)

Solution:

(a) Following section 5.4, we have:


$$c_1 = g_0 + p_0 c_0, \text{ where } g_i = x_i y_i, p_i = x_i + y_i$$

$$\begin{aligned} c_2 &= g_1 + p_1 c_1 \\ &= g_1 + p_1 (g_0 + p_0 c_0) \\ &= g_1 + p_1 g_0 + p_1 p_0 c_0 \end{aligned}$$


$$\begin{aligned} c_3 &= g_2 + p_2 c_2 \\ &= g_2 + p_2 (g_1 + p_1 g_0 + p_1 p_0 c_0) \\ &= g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0 \end{aligned}$$

$$\begin{aligned} c_4 &= g_3 + p_3 c_3 \\ &= g_3 + p_3 (g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0) \\ &= g_3 + p_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0 + p_3 p_2 p_1 p_0 c_0 \end{aligned}$$

(b) The first three stages are (we did this in computer lab 2):



The fourth stage for $c_4 = g_3 + p_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0 + p_3 p_2 p_1 p_0 c_0$:



(c) We require 4 XOR gates to compute the sum bits. To compute the carry bits, look at the equations above.

To determine the number of gates, we note that each g_i takes one AND gate and each p_i takes one OR gate. At each stage, some of the g 's and p 's have already been computed from a previous stage, so we don't need to re-compute them (ie., we just run a wire from the previous stage). For each stage, there is only one new g and one new p - all the others are available from previous stages.

<i>Expression</i>	<i>#AND gates</i>	<i># OR gates</i>	<i>Total for this stage</i>
$c_1 = g_0 + p_0 c_0$	2	2	4
$c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$	3	2	5
$c_3 = g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0$	4	2	6
$c_4 = g_3 + p_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0 + p_3 p_2 p_1 p_0 c_0$	5	2	7

Thus, it takes $4+5+6+7=22$ gates to compute $c_1..c_4$.

Including the 4 gates needed to compute $s_0..s_3$, the total number of gates is $22+4 = 26$.