

GC University, Faisalabad
Mid-Term Exam, Fall Semester-2019



Program: EET 5th Semester

Marks: 50

Course: EET-

Course Title: Industrial Drives & PLC

Semester: 5th

Time Allowed: 60 minutes

Course Teacher: Engr. Farhan Khalid

NOTE:

- Answer the following questions in order.
- All questions are mandatory.
- Borrowing anything or discussion with anyone is NOT allowed.

Sr NO	Question statement
Q#1 (10 marks)	<p>1- PLC symbol ---- / ---- is called i-Normally open ii-Normally Closed iii-Coil iv-Relay</p> <p>2- PLC stands for _____ logic controller i- Programmable ii-Peripheral iii-Periodic iv-Pneumatic</p> <p>3- PLC symbol ----()---- is called i-Normally open ii-Normally Closed iii-Coil iv-Relay</p> <p>4- 1 byte of memory consist of i-1 bit ii-8 bits iii-4 bits iv-2 bits</p> <p>5- _____ Timer provides pulse signal of desired time: i-On-Delay Timer ii-Off Delay Timer iii-On-Delay Ext Timer iv-Pulse Timer</p> <p>6- Output of Q0.0 in PLC will be i-Boolean ii-False iii-True iv-None</p> <p>7- Write a short note of Memory addressing in PLC?</p> <p>8- Define Count up Counter with Block Diagram?</p> <p>9- Write difference between Integer & double number in PLC?</p> <p>10- Short Note on Off-Delay Timer with block Diagram.</p>
Q#2. (10 marks)	Write a short note on PLC. Draw block diagram of PLC & explain different its parts?
Q#3. (10 marks)	Define following functions with diagram, i-Move instruction ii- Memory Addressing of PLC iii- On-Delay Timer iv- Count down counter v- Comparator (==1)
Q#4 (10 marks)	Draw Ladder Logic for following functions i-And Gate ii-NOR Gate iii- $Y = A+A.B$ iv- Flip Flop v-XOR Gate
Q#5 (10 marks)	Draw Ladder Logic for two way traffic light signal.