

Introduction	1
Technology/Licensing Overview	2
Hardware Resources	3
Network Communications	4
Input/Output Interfaces	5
Electrical and Mechanical Specifications	6
Programming Model	7
LonTalk Protocol	8
Appendices	9
Engineering Bulletins	EB
Applications Literature	AL
Glossary	GL
Index	IND

DATA CLASSIFICATION

Product Preview

This heading on a data sheet indicates that the device is in the formative stages or under development at the time of printing of this data book. Please check with Motorola for current status. The disclaimer at the bottom of the first page reads: "This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice."

Advance Information

This heading on a data sheet indicates that the device is in sampling, preproduction, or first production stages at the time of printing of this data book. Please check with Motorola for updated information. The disclaimer at the bottom of the first page reads: "This document contains information on a new product. Specifications and information herein are subject to change without notice."

Fully Released

A fully released data sheet contains neither a classification heading nor a disclaimer at the bottom of the first page. This document contains information on a product in full production. Guaranteed limits will not be changed without written notice to your local Motorola Semiconductor Sales Office.

Technical Summary

The Technical Summary is an abridged version of the complete device data sheet that contains the key technical information required to determine the correct device for a specific application. Complete device data sheets for these more complex devices are available from your Motorola Semiconductor Sales Office or authorized distributor.



LONWORKS

Technology Device Data, Rev. 5 Volume III — Applications Literature

Through the LONWORKS program, Motorola offers the MC143120 and MC143150 Neuron integrated circuits. These integrated circuits are sophisticated VLSI devices for network applications. The *LONWORKS Technology Device Data Book* combines specifications on these parts with a large selection of applications literature. The applications literature is included in this book in order to provide you with suggestions and hints for implementing network solutions in your own applications.


This book is divided into three volumes:

- Volume I — Device Data
- Volume II — Engineering Bulletins from Echelon
- Volume III — Applications Literature

For the most current copy of this data book, please visit our web site at:
<http://motorola.com/lonworks>

Increasingly sophisticated LONWORKS devices are constantly under development. For the latest releases, additional technical information, and pricing, please contact your nearest Motorola Semiconductor Sales Office or authorized distributor. A complete listing of sales offices and distributors is included at the back of this book.

Motorola LONWORKS Application Support
Austin, Texas: (512) 934-7610 FAX: (512) 934-7991
<http://motorola.com/lonworks>
Toulouse, France: 33-561-199175
Hong Kong: 852-2-666-8470
Tokyo, Japan: 81-33-280-8414

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

This IC contains firmware which has license restrictions. Sample Neurons can be obtained from Motorola after signing a developers license agreement with Echelon Corporation. Production procurement of the Neuron Chips can be acquired from Motorola only after signing an OEM license agreement with Echelon Corporation.

Echelon, LON, LonBuilder, LonManager, LonTalk, LonUsers, LONWORKS, Neuron, 3120, 3150, and NodeBuilder are registered trademarks of Echelon Corporation.

LonLink, LonMaker, LONMARK, LONews, and LonSupport are trademarks of Echelon Corporation.

SIDACtor is a trademark of Teccor Electronics, Inc.

CONTENTS

SECTION 1	
INTRODUCTION	1–3 (I)

SECTION 2	
LONWORKS TECHNOLOGY AND LICENSING OVERVIEW	2–3 (I)

2.1	LONWORKS TECHNOLOGY OVERVIEW AND ARCHITECTURE	2–3 (I)
	MC143120B1DW Neuron Chip Distributed Communications and Control Processor	2–5 (I)
	MC143120E2 Neuron Chip Distributed Communications and Control Processor	2–6 (I)
	MC143120FE2 Neuron Chip Distributed Communications and Control Processor	2–8 (I)
	MC143120LE2 Neuron Chip Distributed Communications and Control Processor	2–10 (I)
	MC143150B1FU1 Neuron Chip Distributed Communications and Control Processor	2–12 (I)
	MC143150B2 Neuron Chip Distributed Communications and Control Processor	2–13 (I)

SECTION 3	
Neuron CHIP PROCESSOR FAMILY — HARDWARE RESOURCES	3–3 (I)

3.1	PROCESSING UNITS	3–3 (I)
3.2	MEMORY	3–9 (I)
	3.2.1 Memory Allocation Overview	3–9 (I)
	3.2.2 EEPROM	3–9 (I)
	3.2.3 Static RAM	3–12 (I)
	3.2.4 Preprogrammed ROM	3–12 (I)
	3.2.5 External Memory (MC143150 Only)	3–12 (I)
	3.2.6 Memory Integrity Using Checksums	3–13 (I)
3.3	INPUT/OUTPUT	3–16 (I)
	3.3.1 Eleven Bidirectional I/O Pins	3–16 (I)
	3.3.2 Two 16-Bit Timer/Counters	3–16 (I)

SECTION 4	
COMMUNICATIONS, CLOCKING, RESET, AND SERVICE	4–3 (I)

4.1	COMMUNICATIONS	4–3 (I)
4.2	COMMUNICATIONS PORT	4–4 (I)
	4.2.1 Single-Ended Mode	4–5 (I)
	4.2.2 Differential Mode	4–8 (I)
	4.2.3 Special-Purpose Mode	4–9 (I)
4.3	TWISTED-PAIR TRANSCEIVERS	4–12 (I)
	4.3.1 Direct-Drive	4–12 (I)
	4.3.2 EIA-485	4–13 (I)
	4.3.3 Transformer-Coupled	4–14 (I)
4.4	OTHER TRANSCEIVER EXAMPLES	4–17 (I)
	4.4.1 Powerline Transceivers	4–17 (I)
	4.4.2 Radio Frequency Transceivers	4–17 (I)
4.5	CLOCKING SYSTEM	4–17 (I)
	4.5.1 Clock Generation	4–17 (I)
4.6	ADDITIONAL FUNCTIONS	4–19 (I)
	4.6.1 Sleep/Wake-Up Circuitry	4–19 (I)
	4.6.2 Reset Function	4–20 (I)
	4.6.3 $\overline{\text{RESET}}$ Pin	4–21 (I)
	4.6.4 Reset Processes and Timing	4–23 (I)
4.7	$\overline{\text{SERVICE PIN}}$	4–30 (I)

CONTENTS (CONTINUED)

SECTION 5		
INPUT/OUTPUT INTERFACES		5-3 (I)
5.1	HARDWARE CONSIDERATIONS	5-4 (I)
5.2	I/O TIMING ISSUES	5-8 (I)
5.2.1	Scheduler-Related I/O Timing Information	5-8 (I)
5.2.2	Firmware and Hardware Related I/O Timing Information	5-10 (I)
5.3	DIRECT OBJECTS (BIT I/O, BYTE I/O, LEVELDETECT, AND NIBBLE)	5-10 (I)
5.3.1	Bit I/O	5-10 (I)
5.3.2	Byte I/O	5-12 (I)
5.3.3	Leveldetect (Logic Low Level for Input > 200 ns)	5-13 (I)
5.3.4	Nibble I/O	5-13 (I)
5.4	PARALLEL I/O INTERFACE OBJECT	5-15 (I)
5.4.1	Introduction	5-15 (I)
5.4.2	Master/Slave A Mode	5-15 (I)
5.4.3	Slave B Mode	5-19 (I)
5.4.4	Token Passing	5-20 (I)
5.4.5	Handshaking	5-20 (I)
5.4.6	Data Transferring	5-22 (I)
5.5	SERIAL OBJECTS	5-24 (I)
5.5.1	Bitshift I/O	5-24 (I)
5.5.2	I ² C I/O	5-26 (I)
5.5.3	Magcard Input	5-28 (I)
5.5.4	Magtrack1 Input	5-29 (I)
5.5.5	Neurowire (SPI Interface) I/O Object	5-30 (I)
5.5.6	Serial I/O	5-33 (I)
5.5.7	Touch I/O	5-34 (I)
5.5.8	Wiegand Input	5-36 (I)
5.6	TIMER/COUNTER OBJECTS	5-37 (I)
5.6.1	Timer/Counter Input Objects (Dualslope, Edgelog, Infrared, Ontime, Period, Pulsecount Input, Quadrature, Totalcount)	5-38 (I)
5.6.2	Timer/Counter Output Objects (Edgedivide, Frequency, Oneshot, Pulsecount Output, Pulsewidth, Triac, Triggered Count)	5-47 (I)
5.7	MUXBUS I/O	5-55 (I)
5.8	NOTES	5-56 (I)
SECTION 6		
Neuron CHIP ELECTRICAL AND MECHANICAL SPECIFICATIONS		6-3 (I)
6.1	INTRODUCTION	6-3 (I)
6.2	ELECTRICAL SPECIFICATIONS	6-4 (I)
6.2.1	Absolute Maximum Ratings	6-4 (I)
6.2.2	Recommended Operating Conditions	6-4 (I)
6.2.3	Electrical Characteristics	6-5 (I)
6.2.4	External Memory Interface Timing — MC143150B1/B2, V _{DD} ± 10%	6-11 (I)
6.2.5	Communications Port Programmable Hysteresis Values	6-14 (I)
6.2.6	Communications Port Programmable Glitch Filter Values	6-14 (I)
6.2.7	Receiver* (End-to-End) Absolute Asymmetry	6-14 (I)
6.2.8	Differential Receiver (End-to-End) Absolute Symmetry	6-15 (I)
6.2.9	Differential Transceiver Electrical Characteristics	6-15 (I)

CONTENTS (CONTINUED)

6.3	MECHANICAL SPECIFICATIONS	6-16 (I)
6.3.1	Pin Descriptions	6-16 (I)
6.3.2	MC143150 Pin Assignment	6-17 (I)
6.3.3	MC143150 Package Dimensions	6-18 (I)
6.3.4	MC143150 Pad Layout	6-19 (I)
6.3.5	MC143120 Pin Assignments	6-20 (I)
6.3.6	MC143120 Package Dimensions	6-21 (I)
6.3.7	MC143120 Pad Layout	6-23 (I)
6.3.8	Sockets for Neuron Chips	6-23 (I)
6.3.9	Test Clips	6-23 (I)

SECTION 7

LonWorks PROGRAMMING MODEL

7-3 (I)

7.1	TIMERS	7-3 (I)
7.2	NETWORK VARIABLES	7-3 (I)
7.3	NETWORK VARIABLE ALIASES	7-6 (I)
7.4	EXPLICIT MESSAGES	7-6 (I)
7.5	SCHEDULER	7-9 (I)
7.6	ADDITIONAL LIBRARY FUNCTIONS	7-10 (I)
7.7	BUILT-IN VARIABLES	7-15 (I)
7.8	MC143120 AND MC143120E2 FIRMWARE EXTENSIONS	7-16 (I)

SECTION 8

LonTalk PROTOCOL

8-3 (I)

8.1	MULTIPLE MEDIA SUPPORT	8-3 (I)
8.2	SUPPORT FOR MULTIPLE COMMUNICATION CHANNELS	8-3 (I)
8.3	COMMUNICATIONS RATES	8-4 (I)
8.4	LonTalk ADDRESSING LIMITS	8-4 (I)
8.5	MESSAGE SERVICES	8-5 (I)
8.6	AUTHENTICATION	8-5 (I)
8.7	PRIORITY	8-6 (I)
8.8	COLLISION AVOIDANCE	8-6 (I)
8.9	COLLISION DETECTION	8-6 (I)
8.10	DATA INTERPRETATION	8-6 (I)
8.11	NETWORK MANAGEMENT AND DIAGNOSTIC SERVICES	8-6 (I)

APPENDIX A

Neuron CHIP DATA STRUCTURES

9-3 (I)

A.1	FIXED READ-ONLY DATA STRUCTURE	9-6 (I)
A.2	THE DOMAIN TABLE	9-11 (I)
A.3	THE ADDRESS TABLE	9-12 (I)
A.3.1	Declaration of Group Address Format	9-13 (I)
A.3.2	Group Address Field Descriptions	9-14 (I)
A.3.3	Declaration of Subnet/Node Address Format	9-14 (I)
A.3.4	Subnet/Node Address Field Descriptions	9-14 (I)
A.3.5	Declaration of Broadcast Address Format	9-15 (I)

A.3.6	Broadcast Address Field Descriptions	9-15 (I)
A.3.7	Declaration of Turnaround Address Format	9-15 (I)
A.3.8	Turnaround Address Field Descriptions	9-15 (I)
A.3.9	Declaration of Neuron ID Address Format	9-16 (I)
A.3.10	Neuron ID Address Field Descriptions	9-16 (I)
A.3.11	Timer Field Descriptions	9-16 (I)
A.4	NETWORK VARIABLE AND ALIAS TABLES	9-17 (I)
A.4.1	Network Variable Configuration Table Field Descriptions	9-19 (I)
A.4.2	Network Variable Alias Table Field Descriptions	9-20 (I)
A.4.3	Network Variable Fixed Table Field Descriptions	9-20 (I)
A.5	THE STANDARD NETWORK VARIABLE TYPE STRUCTURES	9-20 (I)
A.5.1	SNVT Structure Field Descriptions	9-21 (I)
A.5.2	SNVT Descriptor Table Field Descriptions	9-22 (I)
A.5.3	SNVT Table Extension Records	9-23 (I)
A.5.4	SNVT Alias Field Descriptions	9-24 (I)
A.6	THE CONFIGURATION STRUCTURE	9-24 (I)
A.6.1	Configuration Structure Field Descriptions	9-25 (I)
A.6.2	Direct-Mode Transceiver Parameters Field Descriptions	9-28 (I)

APPENDIX B

NETWORK MANAGEMENT AND DIAGNOSTIC SERVICES

9-30 (I)

B.1	NETWORK MANAGEMENT MESSAGES	9-35 (I)
B.1.1	Node Identification Messages	9-35 (I)
B.1.2	Domain Table Messages	9-36 (I)
B.1.3	Address Table Messages	9-38 (I)
B.1.4	Network Variable-Related Messages	9-39 (I)
B.1.5	Memory-Related Messages	9-42 (I)
B.1.6	Special-Purpose Messages	9-47 (I)
B.2	NETWORK DIAGNOSTIC MESSAGES	9-50 (I)
B.3	NETWORK VARIABLE MESSAGES	9-53 (I)

APPENDIX C

EXTERNAL MEMORY INTERFACING

9-57 (I)

APPENDIX D

DESIGN AND HANDLING GUIDELINES

9-63 (I)

D.1	APPLICATION CONSIDERATIONS	9-63 (I)
D.1.1	Termination of Unused Pins	9-63 (I)
D.1.2	Avoidance of Damaging Conditions	9-64 (I)
D.1.3	Power Supply, Ground, and Noise Considerations	9-65 (I)
D.1.4	Transmission Line Termination	9-66 (I)
D.1.5	Decoupling Capacitors	9-67 (I)
D.2	BOARD SOLDERING CONSIDERATIONS	9-68 (I)
D.3	HANDLING PRECAUTIONS AND ELECTROSTATIC DISCHARGE	9-68 (I)
D.4	REDUCTION OF ELECTROMAGNETIC INTERFERENCE	9-72 (I)
D.5	HARDWARE DESIGN	9-73 (I)
D.5.1	Power Distribution	9-74 (I)
D.5.2	EMI	9-76 (I)
D.5.3	Power Interruptions	9-77 (I)
D.5.4	Testing	9-78 (I)
D.5.5	Product Testing and Design Validation	9-78 (I)

D.5.6	Board Layout Issues and Guidelines	9-79 (I)
D.6	CMOS LATCH-UP	9-80 (I)
D.7	RECOMMENDED BYPASS CAPACITOR PLACEMENT	9-82 (I)

APPENDIX E
Neuron IC MEMORY MAPS **9-87 (I)**

APPENDIX F
SUPPORT TOOLS **9-95 (I)**

BR1139	LONWORKS® Support Tools	9-96 (I)
M143120DWEVK	Neuron Chip Custom Node Development Board with 32-Pin Socket.	9-100 (I)
M143120FBEVK	Neuron Chip Custom Node Development Board with 44-Pin Socket	9-103 (I)
M143150EVK	Neuron Chip Custom Node Development Board	9-106 (I)
M143204EVK	LonBuilder Direct-Connect Transceiver Board.	9-110 (I)
M143206EVK	Neuron Chip Gizmo 3 I/O Interface Board	9-114 (I)
M143208EVK	I/O Interface Test Board	9-117 (I)
M143232EVK	Voice Compression Board for LONWORKS Networks	9-121 (I)
M143235EVK	Neuron Chip Custom Node Development Board	9-124 (I)
MC143238EVK	Neuron® Chip LiteNode Development Boards	9-126 (I)

APPENDIX G
CUSTOMER ALERTS **9-132 (I)**

G.1	Neuron EEPROM PROTECTION	9-132 (I)
G.2	Neuron CHIP HANDLING PRECAUTIONS	9-133 (I)
G.3	USING ECHELON'S EMULATOR BOARDS WITH MOTOROLA'S DIRECT-CONNECT BOARD (M143204EVK).	9-133 (I)
G.4	LonBuilder 3.0 SOFTWARE REVISION	9-134 (I)

APPENDIX H
Neurowire (SPI INTERFACE) COMPATIBLE DEVICES **9-136 (I)**

APPENDIX I
USAGE GUIDELINES FOR ECHELON TRADEMARKS **9-139 (I)**

SECTION EB
ENGINEERING BULLETINS FROM ECHELON **EB-1 (II)**

EB146	Neuron Chip Quadrature Input Function Interface	EB-3 (II)
EB147	LONWORKS Installation Overview	EB-10 (II)
EB148	Enhanced Media Access Control with Echelon's LonTalk Protocol	EB-27 (II)
EB149	Optimizing LonTalk Response Time.	EB-33 (II)
EB151	Scanning a Keypad with the Neuron Chip	EB-38 (II)
EB153	Driving a Seven-Segment Display with the Neuron Chip.	EB-43 (II)
EB155	Analog-to-Digital Conversion with the Neuron Chip.	EB-55 (II)
EB157	Creating Neuron C Applications with the Gizmo 3.	EB-82 (II)
EB161	LonTalk Protocol.	EB-117 (II)
EB167	A Hybrid System for Fast Synchronized Response	EB-144 (II)
EB168	EIA-232C Serial Interfacing with the Neuron Chip.	EB-163 (II)

EB169	LONWORKS 78 kbps Self-Healing Ring Architecture.	EB-173 (II)
EB172	LONWORKS Custom Node Development	EB-179 (II)
EB173	The SNVT Master List	EB-195 (II)
EB174	Junction Box and Wiring Guidelines for Twisted Pair LONWORKS Networks	EB-223 (II)
EB176	File Transfer	EB-240 (II)
EB177	LONWORKS Power Line SCADA Systems.	EB-253 (II)
EB178	Developing a Network Driver for the PC LonTalk Adapter	EB-265 (II)
EB179	Determinism in Industrial Computer Control Network Applications	EB-277 (II)

**SECTION AL
APPLICATIONS LITERATURE**

		AL-1 (III)
AN781A	Revised Data Interface Standards	AL-3
AN1208	Parallel I/O Interface to the Neuron® Chip	AL-9 (III)
AN1211	Interfacing DACs and ADCs to the Neuron® IC	AL-34 (III)
AN1216	Setback Thermostat Design Using the Neuron® IC	AL-44 (III)
AN1225	Fuzzy Logic and the Neuron® Chip.	AL-55 (III)
AN1247	MC683xx to Neuron® Chip Parallel I/O Interface	AL-74 (III)
AN1248	Programmable Peripheral	AL-85 (III)
AN1250	Low Cost PC Interface to LONWORKS®-Based Nodes.	AL-101 (III)
AN1251	Programming the MC143120 Neuron® IC.	AL-112 (III)
AN1252	MIP Guidelines and Design Issues	AL-145 (III)
AN1266	LONWORKS® Distributed Node Crane Demonstration	AL-160 (III)
AN1276	Installation of Neuron® Chip-Based Products	AL-175 (III)
AN1278	LONWORKS® Software Review.	AL-191 (III)
AN1715	Fiber Optic LONWORKS® Network Control Products from Raytheon Electronics	AL-197 (III)

LIST OF TABLES

Table 1-1.	Neuron IC Family	1-5 (I)
Table 1-2.	Neuron IC Specifications	1-5 (I)
Table 1-3.	LonBuilder Firmware Supported	1-5 (I)
Table 1-4.	NodeBuilder Firmware Supported	1-5 (I)
Table 3-1.	Comparison of Neuron Chip Processors	3-3 (I)
Table 3-2.	Register Set	3-6 (I)
Table 3-3.	Program Control Instruction Timings	3-7 (I)
Table 3-4.	Memory/Stack Instruction Timings	3-8 (I)
Table 3-5.	ALU Instruction Timings	3-8 (I)
Table 3-6.	External Memory Interface Pins	3-13 (I)
Table 3-7.	Recovery Action Bit Masks.	3-14 (I)
Table 4-1.	Transceiver Types	4-3 (I)
Table 4-2.	Communications Port Pin Characteristics	4-4 (I)
Table 4-3.	Single-Ended and Differential Network Data Rates	4-5 (I)
Table 4-4.	Receiver Jitter Tolerance Windows	4-8 (I)
Table 4-5.	Special-Purpose Mode Transmit and Receive Status Bits.	4-11 (I)
Table 4-6.	Echelon Transceiver Products	4-15 (I)
Table 4-7.	Twisted-Pair Transformer Manufacturers for 78 kbps and 1.25 Mbps	4-15 (I)
Table 4-8.	Echelon's Powerline Transceivers	4-17 (I)
Table 4-9.	Typical Clock Generator Component Values	4-18 (I)
Table 4-10.	Typical Start-Up Times.	4-19 (I)
Table 4-11.	Comparison of Motorola Low-Voltage Detector ICs.	4-23 (I)
Table 4-12.	Time Required for MC143120 to Perform Reset Sequence	4-27 (I)
Table 4-13.	Time Required for MC143150 to Perform Reset Sequence	4-28 (I)
Table 5-1.	Summary of Direct I/O Objects.	5-4 (I)
Table 5-2.	Summary of Parallel I/O Objects	5-4 (I)
Table 5-3.	Summary of Serial I/O Objects.	5-5 (I)
Table 5-4.	Summary of Timer/Counter Input Objects	5-5 (I)
Table 5-5.	Summary of Timer/Counter Output Objects.	5-6 (I)
Table 5-6.	Timer/Counter Resolution and Maximum Range	5-56 (I)
Table 5-7.	Timer/Counter Square Wave Output	5-57 (I)
Table 5-8.	Timer/Counter Pulsetrain Output	5-57 (I)
Table 8-1.	LonTalk Protocol Layering	8-3 (I)
Table A-1.	Data Structure and Memory Location	9-5 (I)
Table A-2.	Encoding of Timer Field Values (ms)	9-17 (I)
Table A-3.	Transceiver Bit Rate (kbps) as a Function of comm_clock and input_clock	9-26 (I)
Table D-1.	Recommended Capacitor Placement	9-83 (I)

LIST OF FIGURES

Figure 1-1.	MC143150 Neuron Chip Simplified Block Diagram	1–3 (I)
Figure 1-2.	MC143120 Neuron Chip Simplified Block Diagram	1–4 (I)
Figure 2-1.	Typical Node Block Diagram	2–3 (I)
Figure 2-2.	The MC143150 or MC143120 in a LONWORKS Network	2–4 (I)
Figure 3-1.	Neuron Chip Block Diagram.	3–4 (I)
Figure 3-2.	Processor Organization Memory Allocation	3–5 (I)
Figure 3-3.	Processor/Memory Activity During One of the Three System Clock Cycles of a Minor Cycle	3–6 (I)
Figure 3-4.	Base Page Memory Layout	3–7 (I)
Figure 3-5.	MC143150 Processor Memory Map	3–11 (I)
Figure 3-6.	MC143120B1 Processor Memory Map	3–11 (I)
Figure 3-7.	MC143120E2/FE2/LE2 Processor Memory Map	3–11 (I)
Figure 3-8.	Timer/Counter Circuits	3–16 (I)
Figure 4-1.	Internal Transceiver Block Diagram	4–4 (I)
Figure 4-2.	Single-Ended Mode Configuration	4–5 (I)
Figure 4-3.	Single-Ended Mode Data Format.	4–6 (I)
Figure 4-4.	Packet Timing.	4–7 (I)
Figure 4-5.	Differential Mode	4–9 (I)
Figure 4-6.	Differential Mode Data Format.	4–9 (I)
Figure 4-7.	Special-Purpose Mode Data Format	4–10 (I)
Figure 4-8a.	Simple Direct-Connect Network Interface (Used with Direct Mode Differential)	4–13 (I)
Figure 4-8b.	Low Cost/Small Size Network	4–13 (I)
Figure 4-9.	EIA-485 Twisted-Pair Interface (Used with Single-Ended Mode)	4–14 (I)
Figure 4-10.	Twisted-Pair Topologies.	4–15 (I)
Figure 4-11.	Basic Transformer with Signal Conditioning	4–16 (I)
Figure 4-12.	Neuron Chip Clock Generator Circuit.	4–18 (I)
Figure 4-13.	Test Point Levels for CLK1 Duty Cycle Measurements	4–18 (I)
Figure 4-14.	Example of Reset Circuit	4–22 (I)
Figure 4-15.	Reset Timing Diagram for the Neuron Chip.	4–22 (I)
Figure 4-16.	Reset Timeline for MC143120 and MC143150	4–24 (I)
Figure 4-17a.	Power Up	4–29 (I)
Figure 4-17b.	Reset After Power Up.	4–29 (I)
Figure 4-18.	SERVICE Pin Circuit	4–31 (I)
Figure 4-19.	Buffers SERVICE Pin Message Written.	4–32 (I)
Figure 5-1.	Neuron Chip Timer/Counter External Connections	5–3 (I)
Figure 5-2.	Summary of I/O Objects.	5–7 (I)
Figure 5-3.	Synchronization of External Signals.	5–8 (I)
Figure 5-4.	when-Clause to when-Clause Latency, t_{ww} and Scheduler Overhead Latency, t_{sol}	5–9 (I)
Figure 5-5.	Bit I/O	5–10 (I)
Figure 5-6.	Bit Input Latency Values	5–11 (I)
Figure 5-7.	Bit Output Latency Values	5–11 (I)
Figure 5-8.	Byte I/O	5–12 (I)
Figure 5-9.	Byte Input Latency Values	5–12 (I)
Figure 5-10.	Byte Output Latency Values.	5–12 (I)
Figure 5-11.	Leveldetect Input Latency Values	5–13 (I)
Figure 5-12.	Nibble I/O	5–14 (I)
Figure 5-13.	Nibble Input Latency Values	5–14 (I)
Figure 5-14.	Nibble Output Latency Values	5–14 (I)
Figure 5-15.	Parallel I/O — Master and Slave A	5–15 (I)
Figure 5-16.	Master Mode Timing.	5–16 (I)
Figure 5-17.	Slave A Mode Timing.	5–17 (I)

LIST OF FIGURES (CONTINUED)

Figure 5-18.	Parallel I/O Master/Slave B (Neuron Chip as Memory-Mapped I/O Device)	5-20 (I)
Figure 5-19.	Slave B Mode Timing	5-21 (I)
Figure 5-20.	Handshake Protocol Sequence Between the Master and the Slave	5-22 (I)
Figure 5-21.	Bitshift I/O	5-24 (I)
Figure 5-22.	Bitshift Input Latency Values	5-25 (I)
Figure 5-23.	Bitshift Output Latency Values	5-26 (I)
Figure 5-24.	I ² C I/O Object	5-27 (I)
Figure 5-25.	Magcard Input Object	5-28 (I)
Figure 5-26.	Magtrack1 Input Object	5-29 (I)
Figure 5-27.	Neurowire I/O	5-30 (I)
Figure 5-28.	Neurowire (SPI) Master Timing	5-31 (I)
Figure 5-29.	Neurowire (SPI) Slave Timing	5-32 (I)
Figure 5-30.	Serial Input Object	5-33 (I)
Figure 5-31.	Serial Output	5-34 (I)
Figure 5-32.	Touch I/O Object	5-35 (I)
Figure 5-33.	Wiegand Input Object	5-37 (I)
Figure 5-34.	<i>when</i> Statement Processing Using the Ontime Input Function	5-38 (I)
Figure 5-35.	Dualslope Input Object	5-39 (I)
Figure 5-36.	Edgelog Input Object	5-40 (I)
Figure 5-37.	Infrared Input Object	5-41 (I)
Figure 5-38.	Ontime Latency Values	5-42 (I)
Figure 5-39.	Period Input Latency Values	5-43 (I)
Figure 5-40.	Pulse Count Input Latency Values	5-44 (I)
Figure 5-41.	Quadrature Input Latency Values	5-45 (I)
Figure 5-42.	Totalcount Input Latency Values	5-46 (I)
Figure 5-43.	Edgedivide Output Object	5-47 (I)
Figure 5-44.	Frequency Output Latency Values	5-48 (I)
Figure 5-45.	Oneshot Output Latency Values	5-49 (I)
Figure 5-46.	Pulsecount Output	5-50 (I)
Figure 5-47.	Pulsewidth Output Latency Values	5-51 (I)
Figure 5-48.	Triac Output Latency Values (Sheet 1 of 2)	5-52 (I)
Figure 5-48.	Triac Output Latency Values (Sheet 2 of 2)	5-53 (I)
Figure 5-49.	Triggered Count Output Latency Values	5-54 (I)
Figure 5-50.	Muxbus I/O Object	5-55 (I)
Figure 6-1.	External Memory Interface Timing Diagram	6-12 (I)
Figure 6-2.	Signal Loading for Timing Specifications Unless Otherwise Specified	6-13 (I)
Figure 6-3.	Test Point Levels for \bar{E} Pulse Width Measurements	6-13 (I)
Figure 6-4.	Drive Levels and Test Point Levels for Timing Specifications Unless Otherwise Specified	6-13 (I)
Figure 6-5.	Test Point Levels for Three-State-to-Driven Time Measurements	6-13 (I)
Figure 6-6.	Signal Loading for Driven-to-Three-State Time Measurements	6-13 (I)
Figure 6-7.	Test Point Levels for Driven-to-Three-State Time Measurements	6-13 (I)
Figure 6-8.	Receiver Input Waveform	6-14 (I)
Figure 6-9.	Communications Port Signal Input for Table 6.2.8	6-15 (I)
Figure B-1.	Network Variable Message Structure	9-54 (I)
Figure C-1.	EPROM Memory Interface	9-57 (I)
Figure C-2.	MC143150B1FU1 External Memory Interface with 32 Kbyte EPROM and 24 Kbyte RAM	9-58 (I)
Figure C-3.	32K Flash	9-60 (I)
Figure C-4.	32K Flash/24K SRAM	9-61 (I)
Figure D-1.	CMOS Inverter	9-63 (I)

LIST OF FIGURES (CONTINUED)

Figure D-2.	Digital Input	9-65 (I)
Figure D-3.	Digital I/O	9-65 (I)
Figure D-4.	Termination Resistors at the Receiver	9-67 (I)
Figure D-5.	Termination Resistors at Both the Line Driver and Receiver	9-67 (I)
Figure D-6.	Switching Currents for $C_L < 5$ pF	9-68 (I)
Figure D-7.	Switching Currents for $C_L = 50$ pF	9-68 (I)
Figure D-8.	Networks for Minimizing ESD and Reducing CMOS Latch-Up Susceptibility	9-70 (I)
Figure D-9.	Typical Manufacturing Work Station	9-70 (I)
Figure D-10.	Inductance Creates Noise	9-74 (I)
Figure D-11.	Noise With and Without Bypass Capacitors.	9-74 (I)
Figure D-12.	Reducing Noise by Adding Additional Capacitors	9-75 (I)
Figure D-13.	Choosing a Bulk Capacitor.	9-75 (I)
Figure D-14.	Choosing a High-Frequency Bypass Capacitor	9-76 (I)
Figure D-15.	Radiated EMI of a Large Loop Area versus a Smaller Loop Area	9-77 (I)
Figure D-16.	Stress Hardware to Emulate Thermo-Mechanical Problems and Aging	9-78 (I)
Figure D-17.	Using Ferrite Beads at the Power Connector Input	9-79 (I)
Figure D-18.	CMOS Wafer Cross Section.	9-81 (I)
Figure D-19.	Latch-Up Circuit Schematic	9-81 (I)
Figure D-20.	Latch-Up Due to a Negative Voltage Spike	9-81 (I)
Figure D-21.	MC143150 and MC143120 Recommended Bypass Capacitor Configuration	9-84 (I)
Figure D-22.	Minimum Recommended Capacitor Placement (Sheet 1 of 2)	9-85 (I)
Figure D-22.	Minimum Recommended Capacitor Placement (Sheet 2 of 2)	9-86 (I)
Figure E-1.	Six Major Memory Structures.	9-87 (I)
Figure E-2.	Neuron Fixed Structure	9-88 (I)
Figure E-3.	Neuron Chip Domain Table	9-89 (I)
Figure E-4.	Neuron Chip Address Table	9-90 (I)
Figure E-5.	Network Variable Tables	9-91 (I)
Figure E-6.	SNVT Structures	9-92 (I)
Figure E-7.	Neuron Configuration Structure	9-93 (I)
Figure F-1.	Evaluation and I/O Interface Boards	9-99 (I)
Figure F-2.	M143120DWEVK Schematic Diagram.	9-101 (I)
Figure F-3.	M143120FBEVK Schematic Diagram	9-104 (I)
Figure F-4a.	M143150EVK Schematic Diagram.	9-107 (I)
Figure F-4b.	9-108 (I)
Figure F-5.	Direct-Connect Transceiver Board.	9-111 (I)
Figure F-6.	LonBuilder Developer's Workbench.	9-111 (I)
Figure F-7.	Pinout	9-111 (I)
Figure F-8.	Connecting to a LonBuilder Developer's Workbench.	9-112 (I)
Figure F-9.	Connecting to a Custom Node	9-113 (I)
Figure F-10.	LONWORKS Development Tools	9-115 (I)
Figure F-11.	M143206EVK Functional Diagram (Gizmo 3)	9-115 (I)
Figure F-12.	Schematic Diagram of M143206EVK (Gizmo 3) – Rev. 2.5	9-116 (I)
Figure F-13.	LONWORKS Development Tools	9-118 (I)
Figure F-14.	Voice on a Distributed-Control Network in Homes, Offices, and Factories	9-122 (I)
Figure F-15.	9-123 (I)
Figure F-16.	9-127 (I)
Figure F-17.	MC143238EVK 2-Channel — I/O Node.	9-128 (I)
Figure F-18.	MC143239EVK H-Bridge Motor Node	9-129 (I)
Figure F-19.	MC143240EVK 10-Bit A/D Node	9-130 (I)
Figure F-20.	LiteNode Kit Connectors	9-131 (I)

AN No.		Page
AN781A	Revised Data Interface Standards	AL-3
AN1208	Parallel I/O Interface to the Neuron Chip	AL-9
AN1211	Interfacing DACs and ADCs to the Neuron IC	AL-34
AN1216	Setback Thermostat Design Using the Neuron IC	AL-44
AN1225	Fuzzy Logic and the Neuron Chip	AL-55
AN1247	MC683xx to Neuron Chip Parallel I/O Interface	AL-74
AN1248	Programmable Peripheral	AL-85
AN1250	Low Cost PC Interface to LONWORKS-Based Nodes	AL-101
AN1251	Programming the MC143120 Neuron Chip	AL-112
AN1252	MIP Guidelines and Design Issues	AL-145
AN1266	LONWORKS Distributed Node Crane Demonstration	AL-160
AN1276	Installation of Neuron Chip-Based Products	AL-175
AN1278	LONWORKS Software Review	AL-191
AN1715	Fiber Optic LONWORKS Network Control Products from Raytheon Electronics	AL-197

Applications Literature **AL**

Revised data-interface standards
permit faster data rates and longer cables.
New IC's simplify their implementation.

The purpose of this application note is to provide a brief overview, and comparison, of the communication interface standards RS232-C, RS422, RS423, RS449 and RS485 for the hardware designer. A listing of the standards' specifications, and a listing of appropriate Motorola devices are included. When more detailed information is required, the appropriate standard should be consulted.

INTRODUCTION

EIA standard RS232-C was developed in 1969 in order to provide an industry wide standard for the interconnection of computers and computer related equipment. In that standard are defined the electrical characteristics (voltage levels, impedances, etc.), connector pin-out (25-pin connector), and a definition of the signals on the connector. Since 1969, advancements in distributed processing, as well as the growing number of intelligent peripherals are demanding more of data communications equipment, in particular longer lines and higher data rates.

For example, remote terminal clusters that interface with a host computer over a high speed data communication channel (Figure 1) have become common in systems for interactive design, and commercial applications such as banking. The distance between such terminals and a concentrator can easily be hundreds of feet, but the RS232-C standard recommends a maximum of 50 feet. And while a data link between the concentrator and modem may be only a few feet long, data rates above 20 Kilobaud present a problem for RS232-C.

Furthermore, industrial applications often demand system performance in an environment with high electrical noise levels. In such cases a balanced line reduces the effects of interference, but the RS232-C interface provides only asymmetrical (single wire) links.

For situations where RS232-C provisions are not adequate, several new specifications (RS422, RS423, and RS485) define new electrical characteristics which allow much higher performance (See Figure 2 and Table 1). RS423 provides higher data rates (to 100 Kbaud) and

longer lines (to 1200 meters), but still suffers the disadvantages of single line systems (susceptibility to noise). The need for the advantages of a balanced (2-wire) system precipitated RS422, with a resulting higher data rate (10 Mbaud). RS485 has since been developed to fill the need for two wire balanced party-line systems, involving more than one driver. The salient features of the standards are compared in Table 1.

RS449 was developed to provide a new definition for the connector (37 pins vs. 25 pins) as well as for the signal lines. This standard is intended to be used with RS422 and RS423, and can be used with RS485.




FIGURE 1 — Remote-data-communications systems may use interface standards RS422 and 423 where lines are long, or where data rates are high.

TABLE 1
Comparison of the Interface Standards

GENERAL	Parameter	RS232-C (Aug. 1969)	RS422-A (Dec. 1978)	RS423-A (Dec. 1978)	RS485 (Apr. 1983)
	Type	Unbalanced single line	Balanced diff.	Unbalanced single line	Balanced diff. party line
	Line length (recommended max — may be exceeded with proper design.)	50 ft. (15 m)	1200 m (4000 ft.) See Figure 3	1200 m (4000 ft.) See Figure 4	Application dependent — see text
	Max. Frequency	20 Kbaud	10 Mbaud	100 Kbaud	10 Mbaud
	Transition time*	$\leq 4\% \text{ of } \tau \text{ or } \leq 1.0 \text{ ms}$ (in undefined area between "0" and "1")	Greater of 20 ns or $\leq 0.1\tau$ (time for 10–90% of final values)	Lesser of 0.3τ and 300 μs (time for 10–90% of final values)	$\leq 0.3\tau$ (54 Ω , 50 pF load) (time for 10–90% of final values)
	Max dV/dt	30 V/ μs	See transition time	See Figure 4	See transition time
	Mark (Data = 1) Space (Data = 0)	$< -3.0 \text{ V}$ $> +3.0 \text{ V}$	A < B A > B	A = Negative A = Positive	A < B A > B
DRIVERS	Open circuit output voltage (V_O)	$3.0 \text{ V} < V_O < 25 \text{ V}$	$ V_O \leq 6.0 \text{ V}$ $ V_{Oa} , V_{Ob} \leq 6.0 \text{ V}$	$4.0 \text{ V} \leq V_O \leq 6.0 \text{ V}$	$1.5 \text{ V} \leq V_O \leq 6.0 \text{ V}$ $ V_{Oa} , V_{Ob} \leq 6.0 \text{ V}$
	V_t (Loaded output)	$5.0 \text{ V} < V_O < 15 \text{ V}$ (3.0 k Ω to 7.0 k Ω load)	$> 2.0 \text{ V}$ or $\frac{1}{2}V_O < V_t < 6.0 \text{ V}$ 100 Ω balanced load	$ V_t \geq 0.9 V_O $ (450 Ω load)	$1.5 \text{ V} \leq V_t \leq 5.0 \text{ V}$
	Short circuit I	$\leq 500 \text{ mA}$	$\leq 150 \text{ mA}$	$\leq 150 \text{ mA}$	$\leq 250 \text{ mA}$
	Output leakage (V_O applied to unpowered or Hi-Z output)	$> 300 \Omega, V_O < 2.0 \text{ V}$	$\leq 100 \mu\text{A}$ $-0.25 \text{ V} < V_O < 6.0 \text{ V}$	$< 100 \mu\text{A}$ $ V_O \leq 6.0 \text{ V}$	See text
	Output Z	—	$< 100 \Omega$ balanced	$< 50 \Omega$	—
RECEIVERS	Min. receiver input for proper response	$> \pm 3.0 \text{ V}$	200 mV differential	200 mV differential	200 mV differential
	Input Z	3.0 k to 7.0 k Ω , 2500 pF	$\geq 4.0 \text{ k}\Omega$	$\geq 4.0 \text{ k}\Omega$	See text
	Common mode voltage for balanced receiver	—	$-7.0 \text{ V} < V_{cm} < +7.0 \text{ V}$	—	$-7.0 \text{ V} \leq V_{cm} \leq +7.0 \text{ V}$

* τ is one bit period




FIGURE 2 — Basic configuration of the various newer systems are depicted. Balanced systems are typically better in electrically noisy environments.

HOW LONG CAN THE CABLE BE?

Maximum cable length is related to the parameters of the cable (characteristic impedance, capacitance/length, dc resistance), the driver(s) (voltage swing, output impedance, pulse shape), and receiver(s) (input impedance, sensitivity, and hysteresis), as well as to data rate and interference factors. The basic guideline is that the data pulses, sent out by a distantly located driver, altered by the characteristics of the cable, and distorted by outside influences (motors, radio transmitters, etc.), must still be recognizable by the receivers. If not, something must be changed (use of a modem, shielded cable, slower data rate, etc.).

Figure 3 relates recommended cable length to data rate for an RS422 balanced line system.




FIGURE 3 — Permissible cable length depends on the data modulation rate. The graph is valid for twisted-pair cable, 24 AWG, and a balanced interface.

For an RS423 unbalanced system, cable length is related to the slope (dV/dt) of the pulse edges, according to Figure 4. The value of dV/dt to be used is that of the fastest 0.1 V increment observed in the system. While Figure 4 indicates that slower rise times allow longer cable lengths, Figure 5 indicates that slower rise times forces slower data rates, since rise and fall times are limited to 30% of bit times (maximum allowable t_r and $t_f = 300 \mu s$). Thus, some systems may require a compromise between data rate and cable length. If it is desired to increase (slow down) the rise and fall times so as to be able to operate over a certain cable length, linear wave shaping of the output (available on the MC3488) is preferable over capacitive loading of the output. Capacitive loading (exponential wave shaping) reduces the allowable bit rate by a factor of 2.7 compared to linear wave shaping. For example, a 10 V signal with linear wave shape and a 10–90% rise time of $30 \mu s$ has a dV/dt of $0.267 V/\mu s$ ($8.0 V/30 \mu s$). An exponentially shaped signal with the same maximum dV/dt has a 10–90% rise time of $82 \mu s$. So the data rate for linear wave shaping is 10 Kbaud, but only 3.7 Kbaud for exponential wave shaping (Figure 5).

The graphs in Figures 3, 4, and 5 are based on a 24 AWG twisted pair cable, with a capacitance of $52.5 pF/m$ ($16 pF/ft.$). Cables with lower resistance permit longer




FIGURE 4 — Pulse slopes also determine how long interconnecting cables can be. Here, dV/dt is defined as the steepest part of the pulse slopes.

lengths, while higher capacitance shortens the permissible length. If more than 1200 meters of cable are needed, a modem may have to be inserted in the system.

The reader should be aware that the maximum cable lengths recommended in standards RS232-C, RS422, and RS423 are just that — recommendations. Longer lengths may be used if the system is properly engineered for the environment and the application.




FIGURE 5 — The maximum data-modulation rate is limited by the 10-to-90% rise time of the pulses. If the data rate is too high, near-end crosstalk may result.

RS485 does not provide graphs (such as Figures 3 and 4) or specific numbers for maximum cable lengths, but rather provides general guidelines for selecting a cable for the particular application. The factors to be considered are:

- Data rate;
- Minimum signal voltage required at each receiver;
- Signal rise/fall time at each receiver;
- Maximum acceptable signal distortion;
- Required cable length;

The maximum allowable cable loop resistance is calculated from:

$$R_{loop} = \frac{R_{term} (1.5 \text{ V} - V_{id})}{V_{id}}$$

where: R_{term} = cable terminating resistance, usually equal to the cable characteristic impedance;

V_{id} = minimum signal differential voltage required at the receivers.

Using technical data on a selected cable (usually available from the cable manufacturers), the designer must determine if its dc resistance and 10–90% rise time fall within the requirements of the system. If the cable proves unsatisfactory, either a different cable must be chosen, or a slower data rate must be used.

INPUT IMPEDANCE — SOMETHING DIFFERENT

While the receiver input impedance is defined in a fairly straightforward manner for RS232-C devices ($3.0 \text{ k} \leq Z \leq 7.0 \text{ k}\Omega$), and RS422 and RS423 devices ($Z \geq 4.0 \text{ k}\Omega$), it is defined somewhat differently for RS485 devices. The load presented to the line by a receiver, or a passive generator, is defined in terms of a Unit Load (U.L.) which is defined by the graph of Figure 6. The slope of the upper and lower limits represent a dynamic impedance of 15 k Ω . The static impedance is 12 k Ω at +12 V, and 8.75 k Ω and -7.0 V. The number of unit loads a receiver (or passive generator) represents is determined by measuring the minimum static impedance within the -7.0 V to +12 V range, and comparing with Figure 6. For example, if a receiver draws 2.0 mA at +12 V and -1.0




FIGURE 6 — Unit Load definition

mA at -7.0 V, it is considered to be 2 Unit Loads. If a device draws 0.5 mA at +12 V, and -0.4 mA at -7.0 V, it represents 0.5 Unit Load.

The above definition permits greater flexibility for the system designer, since each load is not restricted as to its own characteristics. All that is required is that its




FIGURE 7 — Adapters can be used to interconnect equipment that works to different RS standards. See Figure 8.





FIGURE 8 — Interconnection Between RS232-C and RS449 is in RS449 and IE Bulletin No. 12. The necessary described 37–25 pin adapters are depicted above.

unit load equivalency be known. The requirement on the drivers is that they be capable of driving 32 unit loads, plus an effective termination resistance of 60 ohms.

Note that output leakage limits are not specified for RS485 passive drivers. (A passive driver is one that is unpowered or has its output in a Hi-Z condition). The only requirement is that the unit load equivalency of a passive driver be known, so as to be included in the 32 U.L. limit mentioned above.

RS449

RS449 was developed (in conjunction with RS422 and RS423) to provide an update of the functional description of the various interconnecting lines originally defined in RS232-C. Where RS232-C defines 20 lines associated with a 25-pin connector, RS449 defines 30 lines associated with a 37-pin connector and a 9-pin connector (the smaller connector is used only with secondary channels). RS449 does not define electrical characteristics, but states that those characteristics defined in RS422 and RS423 are to be used. The connector pin assignments are such that either a single line (RS423) or balanced line (RS422) system will be accommodated.



- ACIA — Asynchronous Communication Interface Adapter
- DCE — Data Communications Equipment
- DTE — Data Terminal Equipment
- RTS — Request to send — DTE asks DCE for permission to send data.
- CTS — Clear to Send — DCE grants DTE permission to send data.
- DCD — Data Carrier Detect — DCE indicates to DTE that received signal is present.
- Tx Data — Data from DTE to DCE.
- Rx Data — Data from DCE to DTE.

FIGURE 9 — A typical application involving an ACIA and a modem.

**TABLE 2.
Equivalency Table**

RS449		RS232C	
		AA	Protective Ground
SG	Signal Ground	AB	Signal Ground
SC	Send Common		
RC	Receive Common		
IS	Terminal In Service	CE	Ring Indicator
IC	Incoming Call	CD	Data Terminal Ready
TR	Terminal Ready	CC	Data Set Ready
DM	Data Mode		
SD	Send Data	BA	Transmitted Data
RD	Receive Data	BB	Received Data
TT	Terminal Timing	DA	Transmitter Signal Element Timing (DTE Source)
ST	Send Timing	DB	Transmitter Signal Element Timing (DCE Source)
RT	Receive Timing	DD	Receiver Signal Element Timing
RS	Request To Send	CA	Request To Send
CS	Clear To Send	CB	Clear To Send
RR	Receiver Ready	CF	Received Line Signal Detector
SQ	Signal Quality	CG	Signal Quality Detector
NS	New Signal		
SF	Select Frequency		
SR	Signaling Rate Selector	CH	Data Signal Rate Selector (DTE Source)
SI	Signaling Rate Indicator	CI	Data Signal Rate Selector (DCE Source)
SSD	Secondary Send Data	SBA	Secondary Transmitted Data
SRD	Secondary Receive Data	SBB	Secondary Received Data
SRS	Secondary Request To Send	SCA	Secondary Request To Send
SCS	Secondary Clear To Send	SCB	Secondary Clear To Send
SRR	Secondary Receiver Ready	SCF	Secondary Received Line Signal Detector
LL	Local Loopback		
RL	Remote Loopback		
TM	Test Mode		
SS	Select Standby		
SB	Standby Indicator		

When a user wishes to connect a piece of equipment designed to RS232-C to one designed to RS449, an equivalency table (Table 2) indicates which lines in the two systems are to be connected to each other. The unused lines on the RS449 side are to either be left open (if an output) or tied to a voltage (if an input). EIA Industrial Electronic Bulletin No. 12 further explains the above interconnection by schematically depicting the required 37 pin-to-37 pin adapter (Figure 8), and the correct location for the adapter (Figure 7). The adapter can include "L pads" (resistor dividers) which reduce the higher RS232-C output voltages to RS423 input voltages (see Table 1). (If the MC3486 is used as the RS423 receiver, the L pad is not necessary.)

CONCLUSION

The new RS standards, and the devices designed to perform according to the standards, have permitted an increase in cable lengths of 80 times, and a data rate increase of 500 times, while maintaining industry-wide compatibility. The cost of the newer drivers and receivers, however, is not very different from that used for RS232-C.

ACKNOWLEDGMENT

Figures 3, 4, 5, 6, 8 and Table 2 were copied from the RS standards with permission of the Electronic Industries Association, 2001 Eye St. NW, Washington, DC, 20006.

TABLE 3. Drivers

RS Std.	Device #	Drivers per pkg.	Power Supplies	Input	Prop. Delay	Rise/Fall time	Hi-Z Output	Comments
232-C	MC1488	4	±9 to ±13.2	TTL	175/350 ns	Adjustable	No	Inverting
232-C	MC3488	2	±10.8 to ±13.2	TTL/CMOS		Adjustable	No	Inverting
422	AM26LS31	4	+5	TTL	20 ns		Yes	
422	MC3487	4	+5	TTL	20 ns	20 ns	Yes	
423	MC3488	2	±10.8 to ±13.2	TTL/CMOS		Adjustable	No	Inverting
485	SN75172	4	+5	TTL	25/65 ns	75 ns	Yes	
485	SN75174	4	+5	TTL	25/65 ns	75 ns	Yes	

TABLE 4. Receivers

RS Std.	Device #	Rcvrs. per pkg.	Power Supplies	Input Hysteresis	Prop. Delay	Output Level	Hi-Z Output	Comments
232-C	MC1489	4	+5	0.25 V–1.15 V	85 ns	TTL	No	Inverting
422/423	MC3486	4	+5	30 mV typical	35 ns	LSTTL	Yes	
422/423	AM26LS32	4	+5	30 mV typical	30 ns	LSTTL	Yes	
485	SN75173	4	+5	50 mV typical	35 ns	LSTTL	Yes	
485	SN75175	4	+5	50 mV typical	35 ns	LSTTL	Yes	

BUILD A FAST INTERFACE — FAST

The various communications standards are easily implemented using the Motorola parts listed in Tables 3 and 4. The drivers (except MC1488) employ high impedance inputs to minimize loading, and can be connected directly to most Microprocessor I/O devices such as a PIA, CIA, or synchronous serial data adapter. Figure 9 briefly depicts an application of this type. All drivers or receivers within an IC package operate independent of each other, except for the Hi-Z function.

Hysteresis is provided in the receivers to enhance noise immunity, since input edges may be degraded as they travel the length of the cable. This feature aids in providing clean edges at the receiver outputs.

REFERENCES

- RS232-C, Electronic Industries Association, Wash., D.C.
- RS422, EIA, Washington, D.C.
- RS423, EIA, Washington, D.C.
- RS449, EIA, Washington, D.C.
- RS485, EIA, Washington, D.C.
- Industrial Electronic Bulletin No. 12, EIA, Wash., D.C.
- Line Driver and Receiver Considerations, AN-708A, Motorola, Inc. 1978

Copies of the EIA standards may be obtained for a small fee by writing to the following address:

Electronic Industries Association
 Engineering Dept.
 2001 Eye St., NW
 Washington, D.C. 20006
 202-457-4900

Parallel I/O Interface to the Neuron[®] Chip

INTRODUCTION

This application note describes the parallel I/O object of the MC143150 and MC143120 Neuron Chips, including specifics on the handshaking and token passing process used to establish synchronization and prevent bus contention. Examples are provided for interfacing to both a foreign processor (non-Neuron microprocessor or microcontroller) and other Neuron Chips. Timing, interrupts, and memory allocation are also discussed.

Utilizing this application, the Neuron Chip can act as a communication chip for the foreign processor or can create a bridge, gateway, or router. Figure 1 demonstrates typical applications for the Neuron Chip utilizing the parallel I/O object.

The parallel I/O object employs all 11 I/O pins; 8 for information exchange and 3 for control. No other I/O objects of the Neuron Chip may be used in conjunction with parallel I/O.

For increased design flexibility, the Neuron Chip provides three modes of operation for the parallel I/O object: master, slave A, and slave B. The different attributes of each mode can be used to tailor the Neuron Chip for a specific application.

The Neuron Chip master mode is the intelligent mode of the parallel I/O object. Refer to Figures 2a and 2c. In this mode,

the Neuron Chip can initiate and establish synchronization with the slave. The slave must be either a Neuron Chip configured in slave A mode or a foreign processor emulating slave A mode.

A Neuron Chip in slave A mode implements a hardwired handshake (HS) line. The HS line and data are available in the same clock cycles. Although this mode was designed to interface with a Neuron Chip master, either a foreign processor or another Neuron Chip can act as the master. See Figures 2a and 2b.

The Neuron Chip slave B mode is logically similar in operation to the slave A mode; however, the handshake is read from the slave's control register in one cycle and the data is available in a separate cycle. The slave B mode was designed to make the Neuron Chip act like a peripheral device on a non-Neuron address bus. The master must be a foreign processor as the Neuron Chip master mode is designed to interface to a slave A configuration. See Figure 2d.

The Neuron C programming language provides several built-in functions that enable the use of the parallel I/O object without the need for a detailed, hardware-level knowledge of the handshaking protocol. These functions are discussed in detail in the Neuron Chip-to-Neuron Chip interface section of this document.




Figure 1. Applications Utilizing the Neuron Chip Parallel I/O Interface

Echelon, LON, LonBuilder, LonManager, LonTalk, LonUsers, LONWORKS, Neuron, 3120, 3150, and NodeBuilder are registered trademarks of Echelon Corporation.

LonLink, LonMaker, LONMARK, LONews, and LonSupport are trademarks of Echelon Corporation.




Figure 2. Possible Master/Slave Connections for the Neuron Chip

In a non-Neuron Chip (foreign processor) interface, it is assumed that the microprocessor or microcontroller involved has the ability to execute the handshaking/token passing algorithm dictated by the attached Neuron Chip. This usually consists of a hardware interface and a software program that duplicates the actions of a Neuron Chip.

A foreign processor master can interface to a Neuron Chip configured in slave A (Figure 2b) or slave B (Figure 2d) mode. In slave B mode, the foreign processor master reads the HS bit on the data bus by accessing the control register. In slave A mode, the HS line can be read using several different approaches. See also the "Foreign-to-Neuron Processor Interface" section.

Certain applications, such as a Neuron Chip-to-Neuron Chip connection, have only one solution (master to slave A).

Although several possible interfacing scenarios are shown in Figure 2, not all can be considered for every application.

ALTERNATIVES TO THE PARALLEL I/O INTERFACE

Echelon sells a licensed firmware, Microprocessor Interface Program (MIP), which supplies an alternative to parallel I/O interface. As in parallel I/O, MIP requires a software intensive driver for the host processor. MIP was designed to accommodate systems with complex calculations or I/O, applications needing more than 62 network variables, and large network management applications. The MIP resides on the Neuron Chip and no other application can be implemented. The MIP is faster than the parallel I/O object discussed in this application note, as no scheduler is used and fewer buffers are needed for data transfers. An Echelon

sales representative can provide the license cost, cost per node, and additional information about the MIP.

A common way two microprocessors exchange information is utilizing a dual-port RAM. This concept can also be employed to allow data transfers between the MC143150 Neuron Chip and a foreign processor. Details will not be discussed in this application note.

The Neuron Chip also provides an asynchronous serial data format, as in Motorola's SCI, EIA-232 communication, called *serial input/output*, and a synchronous serial data format called *Neurowire input/output*, which interfaces to Motorola's SPI. The serial interfaces are slower than the parallel interface, but some applications may require a serial option.


Neuron CHIP PARALLEL I/O INTERFACE

The Neuron Chip parallel I/O interface consists of eight I/O lines and three control lines (see Figure 3).


The \overline{CS} line is always driven by the master and, when active, signifies that a byte transfer operation is currently in progress. A low pulse on this line strobes the data into either the master or slave. (Refer to Figures 8, 9, and 10.)

The type of data transfer actually taking place, either a read or a write (with respect to the master), is assessed by the level of the R/\overline{W} line at the time the \overline{CS} line is pulsed low. The R/\overline{W} line is driven by the master.

The HS output is always driven by the slave. It informs the master if the slave is busy. **In effect the HS output can be treated as a slave-busy signal. When high, the slave is busy performing an action (read or write of a command or data); a low indicates it is ready for the next transaction.** In slave A mode, HS is a physical pin and in slave B mode, HS is the least significant bit of the control register.



a. Connections for Master and Slave A Modes of Parallel I/O



b. Connections and Registers for Slave B Mode of Parallel I/O

Figure 3. Parallel Interface

The IO10 pin is a register select pin, driven by the master for interface to the slave B mode. It can be the least significant address bit which selects between reads of the data register and the control register. **An even address typically allows data transfers, and reads of an odd address allow HS monitoring.** The remaining bits of the control register are unused and indeterminate and therefore should be masked by the software.

It is possible for the master device to come online and poll the HS line before the slave has had a chance to set the proper level on this line. To prevent the master from reading invalid data on the HS line, a pull-up resistor should be used on the HS line of a slave A Neuron Chip or the HS/D0 line of a slave B Neuron Chip.

Token-Passing Protocol

A token-passing protocol implemented by the Neuron Chip firmware permits the coexistence of multiple devices on a common bus. At any given time, only one device is given the option of writing to the bus. A virtual write token is passed alternately between the master and the slave on the bus in an infinite ping-pong fashion. The owner of the token has the option of writing data, or alternatively, passing the token

without any data. The token is not physically passed between the processors but is tracked with software. A token is acquired after a read cycle and relinquished after a write cycle. See also the "Neuron C Resources" section of this text.

Figure 4 illustrates the token passing operation between a master and a slave.

Multiple slaves on a common bus, with multiple write tokens, can also be supported by the token-passing protocol. In such a case, the master must keep track of all outstanding write tokens and accordingly direct bus traffic. Slaves may be selected round robin or on a priority basis. Uniquely assigned CS lines prevent bus contention.

Once in possession of the write token, a device may perform one of several operations (as shown in Figure 4): write data, pass token, resynchronize (master only), or acknowledge resynchronization (slave only).

The sequence of events for each of the above operations is always the same, for either the master or the slave (A or B). However, the degree to which the user is exposed to the underlying token-passing operations varies depending on the actual device involved. Built-in tools within the Neuron C language allow for straight-forward software coding of the Neuron Chip. This translates to a transparent token-passing protocol, which in turn results in program simplicity.




Figure 4. Token-Passing Protocol Sequence Between Master and Slave

On the other hand, if a Neuron Chip is interfaced to a non-Neuron processor (foreign processor), the user must explicitly implement the handshaking/token-passing protocol on the foreign processor side. Although the Neuron Chip software remains straightforward, the data transfer rate may be affected by the additional cycle needed for the foreign processor to read the HS and the code needed to implement the token tracking.


Protocol Commands

The byte format of the command options available to the token holder are shown in Figure 5. Each command is made up of a fixed sequence of read and write operations to the bus by both the master and the slave. The state transition diagram for each command is shown in Figure 6.

These commands are the building blocks on which all communication between a Neuron Chip parallel I/O and the outside world are based. Only one of the commands can be

performed by the token holder at any given time. Upon completion of the command, the token is automatically owned by the other device. The other device now has the opportunity to execute a command. The write token is thus passed back and forth between the master and slave indefinitely.

The owner of the token (either master or slave, Neuron Chip or foreign processor) can hold the token for an indefinite period of time. (Refer to Figure 4.) However, after passing the token to a Neuron Chip (master or slave) a check must be implemented periodically to verify that the Neuron Chip is ready to write to the bus. If the Neuron Chip is a token-holding slave, the master should monitor the HS line for a low state indicating the slave is ready to output to the bus. If the Neuron Chip is a token-holding master, the slave should toggle HS low to see if the master is ready to output to the bus. A Neuron Chip watchdog timeout may occur if communication is not completed within approximately 840 ms (at 10 MHz) after the Neuron Chip I/O output is ready. The watchdog scales proportionally to the external clock.



NOTES:

CMD_XFER = 0x01
 CMD_NULL = 0x00
 CMD_RESYNC = 0x5A
 CMD_ACKSYNC = 0x07

EOM = Any Byte (usually 0x00)
 Length = # of Data Bytes (not including EOM)
 Data = Actual Data Bytes

Figure 5. Commands Available to the Token Holder

If the Neuron Chip slave receives any command byte other than CMD_XFER, CMD_NULL, or CMD_RESYNC, it will go into a wait clause until a CMD_RESYNC is received or a watchdog timeout occurs.

Read and write operations require a negative pulse (high to low to high) on the CS line (Figures 8, 9, and 10). For the slave B write operation, a high to low CS transition causes the slave B to put the data on the bus so that it can be latched (strobed) in by a master. For a Neuron Chip slave A write, the Neuron Chip continues to drive the data until a low pulse is detected on CS, indicating the master has latched the data.

In the case of the master write operation, both the Neuron Chip slave A and slave B read (strobe) the data on the rising edge of CS.

The low to high transition of the CS causes the Neuron Chip slave (A or B) HS signal to go high. The only exception to this is when the master reads the control register of a slave B. HS is unaffected in this case.

As shown in Figure 6, the EOM byte always terminates a command and is never read by the device to which it is sent. The EOM transaction is just a write cycle and is used by the slave to toggle the state of HS at the end of a command in order to pass the write token.

Handshake

The handshake (HS) signal acts like a slave busy flag to ensure valid data transfers (Figures 8, 9, and 10). Slave A has an external HS line and slave B writes HS as a control bit in the control register. See Figure 3. The Neuron Chip HS line is hardware controlled, not firmware controlled.

When the master executes a data transfer, the Neuron Chip slave toggles the HS signal high. When the slave has completed reading a byte or is ready to write, HS is low. Therefore, **HS = 1 indicates the slave is busy and valid data transfers can not be initiated by the master until HS = 0.**

When a foreign processor is the master, HS must be explicitly polled by that processor's software routine to ensure HS is low before a read or write operation is initiated (controlled by the CS and R/W lines).

Synchronization

Upon a Neuron Chip reset, the write token is, by definition, in the possession of the master. Synchronization across the parallel bus is required by the Neuron Chip following any reset condition. The purpose of synchronization is to ensure both the master and slave are ready for data transaction. Synchronization prevents false starts of data transfers or incorrect data transfers. This is automatically accomplished by the Neuron Chip through the use of a synchronization sequence.

The Neuron Chip's automatic synchronization process occurs just before the reset clause of the application program is executed, and just after configuration of the Neuron Chip's I/O pins. Prior to the synchronization sequence, the I/O pins are configured as inputs.

The automatic synchronization sequence carried out by the Neuron Chip is dependent on the mode of its parallel I/O object. If the Neuron Chip is a master, it will initiate a resynchronization command upon reset. If the Neuron Chip is a slave (A or B), it will await the arrival of a resynchronization command from the master (any other command will be ignored).

The parallel I/O object provides the capability to synchronize the devices at any time when a foreign processor is the master. This enables the foreign processor to ascertain the integrity of the communication medium and reestablish a predetermined state. Aside from the initial synchronization necessary after a reset, a foreign processor is not required to perform this operation. The capability, however, is provided for the system designer in case a need does arise.

The resynchronization operation can be initiated by the token-holding master at any time by the use of the RESYNC command. The RESYNC command sends a special message (CMD_RESYNC) to the slave, which in turn triggers it to send its own special message (CMD_ACKSYNC) back to the master. Thus, a two-way communication has taken place and the token has been passed from the master to the slave and back to the master again.




Figure 6. Micro-Operations of the Handshake Protocol

The operations described by Figure 6, including the synchronization operations, are transparent to the Neuron Chip application programmer. They are automatically executed by the Neuron Chip's firmware. When interfacing a foreign processor to the Neuron Chip, however, the above-mentioned operations must be explicitly carried out by the attached processor.

Reset

Depending on the user application, the reset lines may need to be monitored to ensure the integrity of the transmission. The foreign processor master reset can directly control the Neuron Chip slave reset. However, the master might handle a slave reset with an interrupt service routine. A reset circuit is shown in Figure 7.

MC68HC11-to-Neuron Chip Interface Reset Circuitry

Reset signals from and to the Neuron Chip are handled by additional logic as shown in Figure 7. There are two sources of reset for the MC68HC11 and the Neuron Chip. One source internally generated by the MC68HC11 or Neuron Chip and the second source externally generated by a Low Voltage Inhibit (LVI); for example, an MC33164 or a push-button reset switch.

The MC68HC11 may reset the Neuron Chip but not vice-versa.

Additionally, resets may come from the Neuron Chip by a network management command being received over the LonWORKS network. This network management command causes the reset pin on the Neuron Chip to become an output and be pulsed low for a short period of time. Due to the short duration of this pulse, this reset condition must be latched (for

instance, a 74HC74 D flip-flop). The output of the D flip flop is then used to interrupt the MC68HC11 to notify the application program of this network management command. Since this signal is an interrupt to the MC68HC11, the \overline{IRQ} pin must be held low until the interrupt is acknowledged by the interrupt service routine. The interrupt is then cleared by setting PD2

I/O pin low and restoring it back high in the interrupt service routine. Optionally, in case of multiple \overline{IRQ} interrupts, the output of the flip flop may also be used as an input to another I/O pin (such as PD4) so that the interrupt service routine may determine the source of the \overline{IRQ} interrupt.




Figure 7. Reset Scheme for the Neuron Chip Interfacing to a MC68HC11 Processor

The open collector device between the MC68HC11 \overline{RESET} pin and the Neuron Chip \overline{RESET} pin is used to prevent a Neuron Chip source reset from resetting the MC68HC11. When designing the reset circuit, several factors must be taken into consideration. These include:

- How much current the Neuron Chip can source.
- The saturation voltage of the LVI. This voltage will be current dependent.
- The voltage level the Neuron Chip will reset.
- The voltage level the Neuron Chip will output a reset.
- The current level at which any LEDs will turn on.
- Voltage drops across all components, including diodes and resistors.
- Any time constants (ex: RC networks).
- Saturation voltage of the open collector device.

Other reset circuits could be designed to fit specific applications. See also the appropriate technical data sheets for the suggested power_on_reset circuits and other reset issues.

Neuron C RESOURCES

The Neuron C programming language allows access to the parallel I/O object. The following section describes the available resources within the Neuron C programming language.

The parallel I/O object is declared in a Neuron C program using the following syntax (more details are given in Figure 12 of this document and in the *LonBuilder Neuron C Programmer's Guide*).

```
IO_0parallelslave/slave_b/master_io_object_name;
```

The functions `io_in` and `io_out` are used as parallel reads and writes, respectively. To use the parallel I/O object of the Neuron Chip, `io_in` and `io_out` require a `parallel_io_interface` structure as defined below:

```
Struct parallel_io_interface {
    unsigned length;           //length of data field
    unsigned data[maxlength]; //data field
}pio_name;
```

The previous structure must be declared, with an appropriate definition of *maxlength* signifying the largest expected buffer size for any data transfer.

In the case of *io_out*, *length* is the number of bytes to be transferred out and is set by the user program. In the case of *io_in*, *length* is the maximum number of bytes to be transferred in. If the incoming length is larger than *length* then the incoming data stream is truncated to *length* bytes. The length field must be set before calling either *io_in* or *io_out*. The maximum value for the *length* and *maxlength* field is 255.

The parallel I/O object of the Neuron Chip is easily accessed with the use of built-in Neuron C functions and events. The following functions and events are provided specifically for use with the parallel I/O object:

- *io_in_ready* This event becomes TRUE whenever a message arrives on the parallel bus that must be read. The application must then call *io_in* to retrieve the data.
- *io_out_request* This function is used to request an indication for an I/O object. It is up to the application to buffer the data until the *io_out_ready* event is TRUE.
- *io_out_ready* This event becomes TRUE whenever the parallel bus is in a state where it can be written to and the *io_out_request* function was previously invoked. The application must then call the *io_out* function to write the data to the parallel port.

Neuron C applications may be written that use the parallel bus in a unidirectional manner (i.e., applications may be written without either an *io_in_ready* or *io_out_ready* when clause). In the case where no *io_in* function exists, it is up to the programmer to assure that no read transfers of real data messages will ever be required by the application. This is to protect the device on the other side of the bus from waiting forever on a data transfer.

If there is no data to be transferred, the programmer simply does not generate an *io_out_request*. No additional code is needed for passing the token (CMD_NULL). The CMD_NULL generation is part of the transparent token passings protocol of the Neuron Chip.

TIMING

Figures 8, 9, and 10 give the detailed timing specifications for the parallel I/O object. All three modes of the object are included. Note that these are typical *observed* numbers and are not meant to replace actual device characterization.

RAM ALLOCATION

If transferring large packets of data from the communication port (network) through the I/O port, memory issues may be of concern. This section describes how to determine if the on-chip RAM is adequate for a specific application.

There are four types of buffers needed to move data between the application program and the communication port (network). They are: the network input buffers, the application input buffers, the application output buffers, and the network output buffers. As shown in Figure 11, the network buffers

allow communication between the media access control (MAC) processor and the network processor, and the application buffers allow the network processor and application processor to communicate.

The Neuron Chip accepts messages from the network into the network input buffers, verifies the CRC, and interprets the destination address. Therefore, the size of the network input buffers must support the largest potential message transmitted over the channel in order to prevent error conditions. The LonBuilder Developer's Workbench default size for each of these buffers is 66 bytes and the default count is two buffers on the MC143150. The default memory allocation for these buffers is on-chip RAMFAR.

In a condition when the count of Neuron Chip input buffers is not sufficient to support traffic on a network, the Neuron Chip does not overwrite data in the buffers, but instead ignores the incoming packet. If, for example, the network message is specified as an "acknowledged service with retries" the message is not lost immediately. The source Neuron Chip instead continues to resend the message until either an acknowledgment is received or the maximum retries are sent.


Likewise, the Neuron Chip does not overwrite data in the output buffers. Refer to the documentation on the "Preemption Mode" in the *Neuron C Programmer's Guide* for details on specifying preemption. If the network is active, an increase in the count of buffers may be needed. In any case, data is never overwritten.

Application variables, including the parallel I/O application structure(s), are also stored in RAM. By default, user RAM is stored in the 256 bytes available in RAMNEAR; however, RAMFAR can also be employed for user RAM.

The MC143150 has 2K of on-chip RAM. The LonBuilder Developer's Workbench allocates memory for both the system data (i.e., stack) and for the transaction control block. The remaining memory available for the input and output buffers is potentially less than 1K, depending on memory needed for user RAM. The MC143120 has 1K of RAM and may not be suitable for channels with large packet transfers.

For example, if the value of 114 bytes is selected for all the four types of I/O buffers and the counts selected are two, then the total number of I/O buffers is eight. In this case, no external RAM should be needed if the user RAM does not exceed the 256 bytes of RAMNEAR. Note: $114 \text{ bytes} \times 8 \text{ (4 buffers} \times \text{count2)} = 912 \text{ bytes}$ needed for all I/O buffers. The overhead for the application buffers is maximum 7 bytes and the overhead for the network buffers is 25, therefore; maximum data length in this scenario is 89 ($114 - 25$) bytes. Refer to the memory management section of the *Neuron C Programmer's Guide* for allowed buffer values.

In some applications, large packets of data are transferred in only one direction. If the value assigned to the output buffers is 210 bytes, then the average of the input buffers could potentially be given the value of up to 42 bytes without external memory ($210 \text{ bytes} \times 4 \text{ output buffers} + 42 \text{ bytes} \times 4 \text{ input buffers} = 1008 \text{ bytes total RAM needed}$). Again, the count is left to its default of 2. The maximum potential actual data output size is 185 bytes ($210 - 25 \text{ overhead} = 185$). Note, the size of the network input buffers is determined by the largest potential packet transmitted on the channel. The application input buffers need only accommodate the largest packet destined for a particular Neuron Chip.




Symbol	Description	Min	Typ	Max
t_{mrws}	R/W setup before falling edge of \overline{CS}	150 ns	3 CLK1	—
t_{mrwh}	R/W hold after rising edge of \overline{CS}	100 ns	—	—
t_{mcspw}	\overline{CS} pulse width	150 ns	2 CLK1	—
t_{mhsh}	HS hold after falling edge of \overline{CS}	0 ns	—	—
t_{mhsv}	HS checked by firmware after rising edge of \overline{CS}	150 ns	10 CLK1	—
t_{mrdz}	Master three-state DATA after rising edge of R/W (Notes 1, 2)	—	0	25 ns
t_{mrds}	Read data setup before falling edge of HS (Note 3)	0 ns	—	—
t_{mrdh}	Read data hold after falling edge of \overline{CS}	0 ns	—	—
t_{mwdd}	Master drive of DATA after falling edge of R/W (Note 5)	150 ns	2 CLK1	—
t_{mwsdv}	HS low to data valid (Note 4)	—	50 ns	—
t_{mwds}	Write data setup before rising edge of \overline{CS}	150 ns	2 CLK1	—
t_{mwdh}	Write data hold after rising edge of \overline{CS} (Note 6)	Note 1	—	—

NOTES:

- Refer to Section 6, Figure 6-6, Signal Loading for Driven to Three-State Time Measurements, and Figure 6-7, Test Point Levels for Driven to Three-State Time Measurements, for detailed measurement information.
- For Neuron Chip-to-Neuron Chip operation, bus contention (t_{mrdz} , t_{sawdd}) is eliminated by firmware ensuring that a zero state is present when the token is passed between the master and slave.
- HS high is used as a slave busy flag. If HS is held low, the maximum data transfer rate is 24 CLK1s (2.4 μ s at 10 MHz) per byte. If HS is not used for a flag, caution should be taken to ensure the master does not initiate a data transfer before the slave is ready.
- Parameters were added in order to aid interface design with the Neuron Chip.
- Refer to Section 6, Figure 6-2, Signal Loading for Timing Specifications Unless Otherwise Specified, and Figure 6-5, Test Point Levels for Three-State to Driven State Time Measurements, for detailed measurement information.
- Master will hold output data valid during a write until the slave device pulls HS low.
- CLK1 represents the period of the Neuron Chip input clock (100 ns at 10 MHz).
- In a master read, \overline{CS} pulsing low acts like a handshake to flag the slave that data has been latched in.

Figure 8. Master Mode Timing




Symbol	Description	Min	Typ	Max
t_{sarws}	R/W setup before falling edge of \overline{CS}	25 ns	—	—
t_{sarwh}	R/W hold after rising edge of \overline{CS}	0 ns	—	—
t_{sacspw}	\overline{CS} pulse width	45 ns	—	—
t_{sahsh}	HS hold after rising edge of \overline{CS}	0 ns	—	—
t_{sahsv}	HS valid after rising edge of \overline{CS}	—	—	50 ns
t_{sawdd}	Slave A drive of DATA after rising edge of R/W (Notes 1, 2)	0 ns	5 ns	—
t_{sawds}	Write data valid before falling edge of HS	150 ns	2 CLK1	—
t_{sawdh}	Write data valid after rising edge of \overline{CS}	150 ns (Note 3)	2 CLK1	—
t_{sardz}	Slave A three-state DATA after falling edge of R/W (Note 4)	—	—	50 ns
t_{sards}	Read data setup before rising edge of \overline{CS}	25 ns	—	—
t_{sardh}	Read data hold after rising edge of \overline{CS}	10 ns	—	—

NOTES:

1. Refer to Section 6, Figure 6-2, Signal Loading for Timing Specifications Unless Otherwise Specified, and Figure 6-5, Test Point Levels for Three-State to Driven Time Measurements, for detailed measurement information.
2. For Neuron Chip-to-Neuron Chip operation, bus contention (t_{mrdz} , t_{sawdd}) is eliminated by firmware ensuring that a zero state is present when the token is passed between the master and slave.
3. If $t_{sarwh} < 150$ ns, then $t_{sawdh} = t_{sarwh}$.
4. Refer to Section 6, Figure 6-6, Signal Loading for Driven to Three-State Time Measurements, and Figure 6-7, Test Point Levels for Driven to Three-State Time Measurements, for detailed measurement information.
5. CLK1 represents the period of the Neuron Chip input clock (100 ns at 10 MHz).
6. In slave A mode, the HS signal is high a minimum of four CLK1 periods. The typical time HS is high during consecutive data reads or consecutive data writes is also four CLK1 periods.

Figure 9. Slave A Mode Timing



Symbol	Description	Min	Typ	Max
t_{sbrws}	R/W setup before falling edge of \overline{CS} MC143150B1FU1, MC143120B1, MC143120E2	0	—	—
t_{sbrwh}	R/W hold after rising edge of \overline{CS}	0 ns	—	—
t_{sbcspw}	\overline{CS} pulse width	Note 1	—	—
t_{sbas}	A0 setup to falling edge of \overline{CS} MC143150B1FU1, MC143120B1, MC143120E2	10 ns	—	—
t_{sbah}	A0 hold after rising edge of \overline{CS}	0 ns	—	—
t_{sbrdv}	\overline{CS} to write data valid	—	—	50 ns
t_{sbrdh}	Write data hold after rising edge of \overline{CS} (Notes 2, 3)	0 ns	30 ns	—
t_{sbrdz}	\overline{CS} rising edge to slave-B release data bus (Note 2)	—	—	50 ns
t_{sbrds}	Read data setup before rising edge of \overline{CS}	25 ns	—	—
t_{sbrdh}	Read data hold after rising edge of \overline{CS}	10 ns	—	—

NOTES:

- The slave B write cycle (master read) \overline{CS} pulse width is directly related to the slave B write data valid parameter and master read set-up parameter. To calculate the write cycle \overline{CS} duration needed for a special application, use:

$$t_{sbcspw} = t_{sbrdv} + \text{master's read data setup before rising edge of } \overline{CS}$$
Refer to the master's specification data book for the master read set-up parameter. The slave read cycle minimum \overline{CS} pulse width = 50 ns.
- Refer to Section 6, Figure 6-6, Signal Loading for Driven to Three-State Time Measurements, and Figure 6-7, Test Point Levels for Driven to Three-State Time Measurements, for detailed measurement information.
- The data hold parameter, t_{sbrdh} , is measured to the disable levels shown in Figure 6-7, Test-Point Levels for Driven to Three-State Time Measurements, rather than to the traditional data invalid levels.
- In a slave B write cycle, the timing parameters are the same for a control register (HS) write as for a data write.
- Special Applications: Both the state of \overline{CS} and R/\overline{W} determine a slave B write cycle. If \overline{CS} can not be used for a data transfer, then toggling the R/\overline{W} line can be used with no changes to the hardware. In other words, if \overline{CS} is held low during a slave B write cycle, a positive pulse (low to high to low) on R/\overline{W} can execute a data transfer. The low to high transition on R/\overline{W} causes slave B to drive data with the same timing parameters as t_{sbrdv} (redefined R/\overline{W} to write data valid). Likewise, the falling edge of R/\overline{W} causes slave B to release the data bus with the same timing limits as the \overline{CS} rising edge in t_{sbrdz} . This scenario is only true for a slave B write cycle and is not applicable to a slave B read cycle or any slave A data transitions. This application may be helpful if the master has separate read and write signals but no \overline{CS} signal. Caution must be taken to ensure the bus is free before transfers to avoid bus contention.

Figure 10. Slave B Mode Timing




Figure 11. LonBuilder 2.1 Developer's Workbench Default for RAM Allocation (Excluding Priority Buffers)

Following the same calculations as shown above, if the input buffers are assigned the value of 210, then the output buffers could potentially be 42 without external memory.

If the Neuron Chip requires the size of 210 for the network input buffers to accommodate the largest packet on the channel, the potential size of the output buffers is related to the size of the application input buffers.

In a scenario where the maximum value of 255 bytes is required for output, the source Neuron Chip could potentially need external memory. Additionally, the destination Neuron Chip will potentially need external memory, depending on the size of the outgoing messages. Note all the Neuron Chips on the channel need to accommodate this packet (all network input buffers must equal 255 on all Neuron Chips on the channel).

Pragmas allow the Neuron C programmer to change the size of any of the four buffers, change the count of any of the four buffers, or change the count of the priority buffers. Some examples follow; refer also to the memory management section of the *Neuron C Programmer's Guide* for additional examples:

```
#pragma net_buf_in_size      210
#pragma app_buf_in_size     114
#pragma net_buf_out_size    42
#pragma app_buf_out_size    42
#pragma net_buf_in_count    3
#pragma net_buf_out_priority_count 0
#pragma app_buf_out_priority_count 0
```

The LonBuilder Developer's Workbench provides memory allocation information for a specific application by choosing the *Output Link Summary* build option in the *Options/Project* pull down menus. The *Build All* option, under the *Project* pull down menu, stores the memory allocation information in a build.log file which can be viewed through the LonBuilder Developer's Workbench editor.

Priority buffers and authentications require additional buffer allocation and are not considered in the previous examples. The LonBuilder Developer's Workbench by default assigns priority buffers; therefore, pragmas are required to release this memory space.

Neuron CHIP-TO-Neuron CHIP INTERFACE

The parallel connection of one Neuron Chip to another is accomplished by assigning one as the master device and the other as a slave A device. The hardware requirements in this case reduce to a direct, one-to-one connection of all 11 I/O pins on both sides.

Figure 12 illustrates a typical parallel I/O processing interface routine which would reside on the slave (A) Neuron Chip. Information is transferred through the I/O port and is never transmitted over the network in this example.

FOREIGN-TO-Neuron PROCESSOR INTERFACE (SLAVE B MODE)

Slave B mode was designed to interface the Neuron Chip to a foreign processor master.

This section illustrates an M68HC11 (HC11) acting as a master to a Neuron Chip configured in slave B mode. The Neuron Chip looks like a peripheral device residing on the HC11's address bus. The hardware interface is shown in Figure 13. ECLK is gated twice for CS in order to ensure timing compatibility for the HC11's read data hold parameter.

External address decoding logic allows the HC11 to access the Neuron Chip by using specific addresses (one address for the data register (A0 = 0) and one for the control register (A0 = 1)). The decoding circuitry in Figure 13 specifically memory maps the Neuron Chip to addresses between hex 4000 and hex 7FFF. This section of memory was chosen because it had the simplest decoding circuitry for this specific example's available memory map. In particular, this example software specifies address 4000 for the data register and 4001 for the control register.

```

*****
* Example 1
* This Neuron C example program configures the Neuron Chip in slave A
* mode.
*****
IO_0 parallel slave s_bus;
#define DATA_SIZE 255 //maximum data field allowed
struct parallel_io_interface
{
    unsigned int length; //length of data field
    unsigned int data[DATA_SIZE];
}piofc
when (io_in_ready(s_bus)) //ready to input data
{
    piofc.length = DATA_SIZE; //maximum number of bytes
    //to read
    io_in(s_bus,&piofc); //get 10 bytes of
    //incoming data
}
when (io_out_ready(s_bus)) //ready to output data
{
    piofc.length = 10; //number of bytes to write
    io_out(s_bus,&piofc); //output 10 bytes from buffer
}
when (...) //user defined event
    //indicating buffer has been filled
{
    io_out_request(s_bus); //post the write transfer
    //request
}

```

Figure 12. Example 1 — Neuron C Program for the Neuron Chip




Figure 13. Interfacing the Neuron Chip (Slave B) to the M68HC11A1
(*ECLK Must be Gated Twice for Interface Timing Requirements)

The HC11's least significant byte of the address bus is multiplexed with its data bus. As A0 – A7 is valid the first half of the HC11's E-clock (ECLK) cycle, and the data, D0 – D7, is valid the last half of the HC11's E-clock cycle, a 74HC373 was used to latch A0. Therefore, A0 controls access to the data register or the control (HS) register.

The M68HC11EVM (EVM) evaluation board was used for this example, as the address and data lines are easily accessible through the existing expanded mode connector. An MC68HC11A1 is supplied with the EVM board. The EVM board provides an 8 MHz external crystal and supports 2 MHz bus operations. The specified bus cable length is 6 inches.

The M68HC11EVBU also brings the address and data lines to the external world through an expanded mode connector and could be used with adjustments to this example's software memory mapping and external decoding circuitry. The M68HC11EVB evaluation board is not suggested as the address and data lines appear as general purpose I/O lines on the connectors and can not easily support peripheral memory-mapped devices.

Another option includes Motorola's M68HC11EVS.

The LonBuilder Developer's Workbench I/O cards (Echelon part number 27800 or 27810; contact an Echelon salesperson) may be used to access the I/O pins from the Neuron IC emulator unit. The *LonBuilder Developer's Workbench Startup and Hardware Guide* describes how to configure the jumpers for parallel I/O and suggests I/O_9 (R/W) be tied to the master's I/O buffer's circuitry to configure (on the fly) the I/O lines for either input or output mode. As per this example, the slave will need the R/W line inverted before connecting to the I/O buffers or alternatively the pull-up on the I/O buffer schematic can be configured as a pull-down. The eight bidirectional I/O data lines are configured on jumpers JP15 – JP8. Motorola also provides a direct connect transceiver board (M143204EVK).

The Neuron C code listing (Figure 14) which interfaces the Neuron Chip with an HC11 can also be used for Neuron Chip-to-Neuron Chip interface by declaring the I/O object a slave instead of a slave_b. Due to the transparent nature of the communication protocol at the Neuron C programming level, the Neuron Chip programmer need not be aware that the interface is to an M68HC11 (or any other foreign processor, for that matter) instead of to another Neuron Chip.

For the M68HC11, an assembly program listing (Figure 15) and also a C program listing (Figure 16) is provided in this application note. Either program may be chosen for the HC11. An IASM11 assembler is provided with the EVM. Additional software tools, including C compilers for the HC11, are available (contact a Motorola salesperson). It is **not** recommended to use the bulletin board C compilers designed for the HC11.

The HC11 watchdog time-out option was not implemented in this code but can be included for further reliability purposes.

In the code presented in Figures 14 – 16, both the Neuron Chip and the HC11 always have data to send. Therefore, the NULL command which simply passes the token without data transfer is not implemented.

As seen in Table 1, the processing time required by the Neuron Chip for the HC11 *CMD_XFER* and *length* bytes, which precedes the actual data transfer, greatly affects the overall performance of the Neuron Chip.

However, all the HC11 byte reads, per the assembly code provided in Figure 15, are dependent on the HC11 speed.

Therefore, the overall performance is dependent both on the processing time of the Neuron Chip and the speed of the HC11.

Typical timing using the master HC11 assembly code (from Figure 15) and the slave B Neuron C code (from Figure 14) is given in Table 1.

Table 2 shows the overall performance of the Neuron Chip slave B interfacing to a foreign processor master. The HC11 code from Figure 15 was utilized. The size of the data buffer varied with the data length.

The Neuron C code, from Figure 14, was also used to acquire the data in Table 2. The buffer size assigned in the Neuron C parallel I/O structure, as specified by *Max_* (see Figure 14), does not affect the performance of the Neuron Chip unless the buffer size designated is smaller than the actual length of data being transferred. Therefore, buffer size was adjusted accordingly.

A write/read cycle is defined as starting at the *CMD_XFER* master write and ending at the following *CMD_XFER* master write. Therefore, the timing in Table 2 not only considers the actual byte transfer as discussed in Table 1, but also includes time required by the scheduler and processing of the Neuron C event (when) statements.

Table 1. Typical Byte Transfer Timing for Neuron Chip Slave B-to-HC11 Master Parallel I/O Interface

HC11 Cycle	Byte	Data	Typical Process Time (μs) (per byte)	Typical Time to HS Low (μs) (per byte)
Write	CMD_XFER TO LENGTH	01	730	719
Write	LENGTH TO FIRST DATA	05	207	197
Write	FIRST DATA TO NEXT BYTE	51	37	27.5
Write	ADTL DATA	52 – 55	24	*
Read	CMD_XFER TO LENGTH	01	18	*
Read	LENGTH TO FIRST BYTE	06	21	*
Read	DATA	0 – 5	24	*

*HS was low the first loop it was tested; therefore, a faster foreign processor would improve the typical byte transfer time. Typically, HS is low within 3.0 μs during these data transfers.

Table 2 does not reflect network activity; increase in network activity may increase processing time.

An HC11 NULL write occurs when the HC11 passes the token without a data transfer. Altering the HC11 assembly program in Figure 15, a NULL write was performed to pass the token to the Neuron Chip and the Neuron Chip transferred 4 bytes of data to the HC11. The time for this write/read cycle was 2.2 ms.

If the application is such that the HC11 would never transfer data to the slave, the `io_in_ready` event statement can be removed and the total master read cycle time reduces to 1.5 ms.

Resynchronizing on the fly can be implemented as a safeguard to verify data integrity. The master initiates the resynchronization (`CMD_RESYNC`) and the Neuron Chip replies with an acknowledgment (`CMD_ACKSYNC`). The resynchronization does not affect data waiting to be transferred.

Utilizing a program similar to the HC11 assembly program shown in Figure 15, the typical time for resynchronization is less than 940 μ s. The Neuron C program, from Figure 14, was employed with no modifications (as Neuron Chip synchronization is not handled by the application).

Table 2. Typical Write/Read Cycle Timing Interfacing the Neuron Chip in Parallel I/O Slave B Mode to the HC11 Master

HC11 Write (No. of Data Bytes)	HC11 Read (No. of Data Bytes)	Typical Time for One Write/Read Cycle (ms)
1	4	2.4
5	4	2.5
20	4	2.9
60	4	3.8
200	4	7.2

```

*****
** Example 2. Neuron C code slave B mode
** Program for a Neuron Chip in parallel I/O interface with
** an M68HC11. The Neuron Chip is in slave B mode and the HC11 is acting
** as a master. The program enters in an infinite loop of read and
** write cycles.
*****
#define MAX_10 //buffer size is ten
IO_0 parallel_slave_b p_bus;
unsigned char i=0; //counter to fill buffer
unsigned char maxlen=10, len_out=4; //# of bytes for input and output

struct parallel_io
{
    unsigned char len; //actual number of bytes in buffer
    unsigned char buf[MAX_10]; //array to store data
}pio; //name of structure
when (io_in_ready(p_bus))
{
    pio.len = maxlen; //maximum input length
    io_in(p_bus,&pio); //read in data
    io_out_request(p_bus);
}
when (io_out_ready(p_bus))
{
    pio.len=len_out; //number of bytes to be output
    for (i=0; i<len_out; i++) //fill buffer with data
        pio.buf[i] = i;
    io_out(p_bus,&pio); //output data
}

```

Figure 14. Example 2 — Neuron C Code Slave B Mode

```

*****
** Example 3. Assembly code for the HC11 master
** Assembly listing of a test program for master/slave B mode where
** master is resident on 68HC11 and slave is resident on the
** Neuron Chip.
**
** The code below implements the 68HC11 portion,
** receiving any data and sending pre-defined data messages.
** This code is implemented more as a test of the interface
** rather than a test of the protocol.
*****

NEURON_ADDR    equ        $4000
DEBUG_ADDR     equ        $0030
HS_MASK        equ        $01
MAXMSGLEN      equ        $20
EOM            equ        $0
TRUE           equ        $1
FALSE          equ        $0
CMD_RESYNC     equ        $5A
CMD_ACKSYNC    equ        $07

** The Neuron Chip is sitting on the HC11's data bus with a chip
** select address decode set to the following addresses:

data           equ        $4000
control        equ        $4001

        ORG        $0000

        XDEF       token           *boolean representing which side has the token
token        RMB 1           * token

        XDEF       counter         *general purpose counter
counter      RMB 1

        XDEF       msgi            *message in structure
msgi         RMB 34

mi_command    equ 0           *location of command in the msg structure
mi_length     equ 1           *location of data length in the msg structure
mi_data       equ 2           *location of start of data in the msg structure

**      Program Section

        ORG        $E000

*****
** start of parallel master code
*****

        XDEF       start_pio
start_pio     JSR        master_init   *initialize

        XDEF       main_loop
main_loop     LDAB       token           *load token
              BEQ        no_token       *if token==0, can't write
              JSR        pio_write      *send code message

** Receives any messages

no_token     JSR        pio_read        *try to read
              BRA        main_loop     *repeat

```

Figure 15. Example 3 — Assembly Code for the HC11 Master (Sheet 1 of 3)

```

*****
** wait_hs
** When the Neuron CPU reads or writes to the data port, it
** initially drives the HS line high. The master must wait for HS
** to go low again before the next read from or write to the port.
*****

        XDEF    wait_hs
wait_hs
        LDAB    control
        ANDB    #HS_MASK
        BNE     wait_hs
        RTS

*****
** master_init
** Standard synchronization with the Neuron Chip.
** Continue to write the CMD_RESYNC value plus EOM until the
** slave returns the CMD_ACKSYNC value. Return owning token.
*****

        XDEF    master_init
master_init
        JSR     wait_hs           *wait for H.S.
        LDAB    #CMD_RESYNC      *
        STAB    data             *send the resync value
        JSR     write_eom        *and the EOM.

        JSR     wait_hs           *wait for the CMD_ACKSYNC.
        LDAB    data             *read data from the port
        CMPB    #CMD_ACKSYNC
        BEQ     read_complete    *repeat is not sync'ed
        BRA     master_init

*****
** pio_read
*****

        XDEF    pio_read
pio_read
        LDAB    control           *load control
        ANDB    #HS_MASK
        BEQ     da
        RTS                       *no data available

** We have data available, handshake line is low

da
        LDY     #msgi             *set up Y index
        LDAB    data             *read data from the port
        STAB    0,Y              *store in message.command
        INY
        BNE     have_data        *go get data, if command!=NULL

** This was token passing message (NULL)

        CLR     0,Y              *msgi.length=0
        BRA     read_complete

** Since the command was non-zero, get the length byte next.

have_data
        JSR     wait_hs           *wait for indication of data
        LDAB    data             *read data from port
        STAB    0,Y              *msgi.length=ACCB
        INY
        STAB    counter         *set up the counter

```

Figure 15. Example 3 — Assembly Code for the HC11 Master (Sheet 2 of 3)

```

loop_data
    LDAB    counter                *load the counter, Z=1, if counter==0
    BEQ     read_complete         *if counter==0, read is complete

** There is more data to be read from port.

    JSR     wait_hs                *wait for data available
    LDAB    data                  *read byte from data port
    STAB    0,Y                  *store byte at Y[0]
    INY
    DEC     counter               *decrement counter
    BRA     loop_data

read_complete
    LDAB    #TRUE
    STAB    token
    JSR     wait_hs                *wait for EOM to be sent
    RTS

*****
** pio_write
*****

    XDEF    pio_write
pio_write
    LDY     #msgo                 *load pointer to message
    LDAB    0,Y                  *store Y[0] in ACCB
    STAB    data                 *X[0]=Y[0]
    BEQ     write_eom           *if command!=0, then there is a message

** There is data (non-zero command) so send it

is_data
    INY
    JSR     wait_hs                *wait for handshake
    LDAB    0,Y                  *load length byte
    STAB    counter             *store in counter
    STAB    data                 *send the length

**      Send the data

send_next
    LDAB    counter             *load the counter
    BEQ     write_eom           *if counter==0, then done
    DEC     counter             *counter--
    INY
    JSR     wait_hs                *wait for receiver
    LDAB    0,Y                  *load the next byte
    STAB    data                 *send the byte
    BRA     send_next

    XDEF    write_eom
write_eom
    JSR     wait_hs                *wait before sending EOM
    CLR     data                 *send EOM
    CLR     token                 *token=FALSE
    RTS

** coded outgoing message;

    XDEF    msgo
msgo
    FCB     $01,$05,$51,$52,$53,$54,$55
    END

```

Figure 15. Example 3 — Assembly Code for the HC11 Master (Sheet 3 of 3)

```

/*****/
/* Example 4 - C code for the HC11 master */
/* Example in C-programming language for a 68HC11A1 interfacing */
/* with a Neuron Chip. The Neuron Chip is in parallel I/O */
/* slave B mode and the HC11 is acting as a master. The program */
/* synchronizes the HC11 master and Neuron Chip slave and then */
/* enters an infinite loop of read and write cycles */
/*****/

#define HS_MASK          0x01          /*mask for lsb of control register */
#define CMD_RESYNC      0x5A          /*initial command to synchronize Neuron Chip */
#define CMD_ACKSYNC     0x07          /*synchronization acknowledge from slave */
#define CMD_XFER        0x01          /*command to transfer data */
#define LENGTH_OUT      0x08          /*length of data transfer from master */
#define EOM              0X00          /*end of message */
#define MAX_             0X09          /*maximum size of data buffer */
#define DATA_REGISTER  0X4000        /*even adrs accesses data register */
#define CNTRL_REGISTER  0x4001        /*odd address accesses HS register */
#define MASTER          1             /*token tracking for master write */
#define SLAVE           0             /*token tracking for master read */

unsigned char token;                /*tracks read and write cycles */
unsigned char *data, *hs;           /*pointers for data and HS registers */

struct parallel_io                  /*buffer for data transfers */
{
  unsigned char len;                /*length of data transferred */
  unsigned char data[MAX_];         /*array to store data */
}pio;

/*****/
/* Verify the processors are synchronized before any data is */
/* transmitted. The master sends the command to resynchronize until */
/* the slave acknowledges with CMD_ACKSYNC. The master owns the */
/* token after resynchronization. */
/*****/

sync_loop()
{
  while (*data != CMD_ACKSYNC) {    /*loop until acknowledge received */
    hndshk();
    *data = CMD_RESYNC              /*send command to resync */
    hndshk();
    *data = EOM;                    /*send end of message */
    hndshk();
  }
  token = MASTER;                  /*master owns token after reset */
}

/*****/
/* Verify the slave is ready for the next byte transaction. Read */
/* the control register of the slave which accesses the handkshake */
/* signal(least significant bit of the control register). Mask all */
/* bits but the handshake bit and verify if the handshake signal has */
/* gone low. */
/*****/

hndshk()                            /*infinite loop until the handshake bit goes low */
{
  while ((*hs) & HS_MASK);
}

```

Figure 16. Example 4 — C Code for the HC11 Master (Sheet 1 of 3)

```

/*****
/* Identify the owner of the token to determine if a read or write
/* is appropriate. If the master owns the token a write cycle is
/* performed. If the slave owns the token a read cycle is initiated.
/* Token passing prevents bus contention, as only the owner of the
/* token can write to the bus.
*****/

main_loop ()
{
    while(1) {
        /*infinite loop of read/write cycles
        if (token == MASTER)/*master owns the token*/
            write();
            /*master writes to the slave
        else
            /*slave owns the token
            read();
            /*master reads from the slave
    }
}

/*****
/* The master owns the token at the start of this function,
/* therefore, the master can write to the bus.The buffer is filled,
/* the command to send data (CMD_XFER) is transmitted, the length
/* (number of bytes of data) is transmitted and the data is
/* transmitted one byte at a time.The handshake signal is
/* monitored for low transition before each byte transfer. After
/* the data is transmitted, the token is processed.
*****/

write()
{
    unsigned char send_data;
    make_buffer();
    /*assign length and create data
    hndshk();
    *data = CMD_XFER;
    /*command to send data
    hndshk();
    *data = pio.len;
    /*send length of data to be transmitted
    for (send_data=0; send_data<pio.len; send_data++){
        hndshk();
        *data = pio.data[send_data];
        /*send one byte of data
    }
    pass_token();
    /*process the token
}

/*****
/* Assign the data length. Fill the buffer with data before
/* transmitting. The data is ascii: P,Q,R,S,T,U,V,W.
*****/

make_buffer()
{
    unsigned char data_out;
    /*counter for creating data
    pio.len = LENGTH_OUT;
    /*length of bytes of data
    for(data_out=0; data_out<LENGTH_OUT; data_out++)
        pio.data[data_out]=(data_out+(0x50));
}
/*ascii output*/

```

Figure 16. Example 4 — C Code for the HC11 Master (Sheet 2 of 3)

```

/*****/
/* The slave has the token at the beginning of this function, */
/* therefore, the master reads from the slave. If the first byte is */
/* the command to transfer, read the length of data bytes to be */
/* received, read each byte of data, then transfer the token to the */
/* master. If the slave has no data to send, assume the command is a */
/* NULL and simply transfer the token to the master. Always wait */
/* for the handshake signal to be low before each transaction. */
/* Note: No error checking is implemented to verify the command */
/* is a NULL. */
/*****/

read()

{
    unsigned char cmd;           /*stores the command from the slave */
    unsigned char i=0;          /*counter to read in data */
    hndshk();
    if ((cmd = *data) == CMD_XFER) { /*slave has data to send */
        hndshk();
        pio.len = *data;         /*read length of data to be transferred */
        while (pio.len--) {      /*read in each byte of data */
            hndshk();
            pio.data[i] = *data; /*put data in a buffer */
            ++i;
        }
    }
    pass_token();               /*pass token to the master */
}

/*****/
/* Process the token. If the master owns the token, send an end of */
/* message to the bus and then pass the token to the slave. */
/* If the slave owns the token, simply pass the token to the master. */
/*****/

pass_token()
{
    if (token == MASTER) {      /*master owns the token */
        hndshk();
        *data = EOM;            /*write an end of message */
        token = SLAVE;          /*pass the token to the slave */
    }
    else
        token = MASTER;         /*pass the token to the master */
}

main ()
{
    data = DATA_REGISTER;      /*data points to the data register */
    hs = CNTRL_REGISTER;        /*hs points to the control register */
    sync_loop();                /*synchronize the processors */
    main_loop();                 /*infinite loop of read/write cycles */
}

```

Figure 16. Example 4 — C Code for the HC11 Master (Sheet 3 of 3)

Debugging the Example Programs

The foreign processor must stabilize in approximately 840 ms (10 MHz) after the Neuron Chip reset to avoid a Neuron Chip watchdog time-out. If a watchdog time-out does occur, the Neuron Chip simply resets and waits again for the synchronization command.

JP1 and JP2 on the emulator boards should be disconnected. If you are using Echelon's I/O evaluation board, verify that D7 through D0 are jumpered on JP8 – JP15, not JP5 – JP12.

Prior to the 2.1 release, the documentation on configuring the I/O buffer circuitry by tying to I/O9 (R/\overline{W}) was for the master Neuron Chip only. The slave must have the R/\overline{W} signal inverted.

FOREIGN-TO-Neuron CHIP INTERFACE (SLAVE A MODE)

Slave A mode was designed for a Neuron Chip-to-Neuron Chip interface. However, interface of a foreign processor master to a Neuron Chip in slave A mode can be accomplished several different ways. One interface using an HC11 is conceptually demonstrated in Figure 17.

The slave A write data hold time after the rising edge of \overline{CS} (t_{sawdh}) is 150 ns. Therefore, the HC11 can not easily support the Neuron Chip as a peripheral device in expanded chip mode.

The HC11 single-chip mode does, however, support a parallel I/O mode which allows port C to be a full handshake I/O port. This option will conceptually support an interface which uses only 11 I/O lines and will not require an additional cycle for HS reads. It can be optioned to use HC11 interrupts. This mode may not be appropriate for multiple Neuron Chips interfacing to a single HC11.

In this example, STRB is configured as an interlocked active-high signal for HC11 reads and an interlocked active-low signal for HC11 writes. STRA is always configured

as an active falling-edge signal. The R/\overline{W} signal is generated by any general purpose HC11 output pin.

During an HC11 read, HS directly drives STRA. Initially, STRB is high, indicating the HC11 is ready for a data transfer. When the Neuron Chip has data and is ready to output, the HS line transitions low. The HC11 then pulls STRB low, beginning a low pulse on \overline{CS} . When the HC11 pulls STRB high, this indicates data is latched and the Neuron Chip releases the data and pulls HS high again until the next byte transfer. The HS line does not transition high until after STRB (\overline{CS}) is high, therefore allowing HS to control STRA directly.

During an HC11 write, both the HS signal and the STRB signal must be low before STRA falls. Therefore, both processors have activated their ready signals before the transfer is initiated.

The PIOC register should be reconfigured as follows:

HC11 read: CWOM=1, HNDS=1, OIN=0, PLS=0,
EGA=0, INVB=1

HC11 write: CWOM=1, HNDS=1, OIN=1, PLS=0,
EGA=0, INVB=0

Figure 17 demonstrates the conceptual hardware interface. Interrupts can be generated for each byte transfer. For more information, including timing parameters, refer to document M68HC11RM/AD, *M68HC11 Reference Manual*.

Synchronization

After reset, the master initiates synchronization by sending the command for resynchronization (CMD_RESYNC). If the slave is powered up and ready to begin communication, it sends an acknowledgment back to the master (CMD_ACKSYNC). If the slave is not ready, the master continues to initiate the resynchronization until the slave acknowledges. After synchronization, the master owns the token.




Figure 17. Interfacing the Slave A Neuron Chip to the M68HC11EVM Master

Master Owns Token

Only the owner of the token can write to the bus. At this point, the master can resynchronize with the slave, write data to the bus, or perform a null write. After the master completes one of these commands, the slave owns the token.

Slave Owns Token

Once the slave owns the token, the slave can acknowledge a resynchronization, or if a resynchronization has not been initiated, the slave can either write data to the bus or perform a null write. After the slave has completed one of these commands, the master owns the token again. The cycle alternates between master writes (master owns the token) and master reads (slave owns the token).

Handshake

The master verifies HS is low before every byte transfer to ensure the slave has finished any internal processing and is ready for the next transaction.

Refer to the *Neuron C Programmer's Guide* and this data book for additional information on Neuron Chip parallel I/O objects.

GENERATING AN INTERRUPT SIGNAL TO A FOREIGN PROCESSOR MASTER

If the Neuron Chip holds the token and the foreign processor master does not complete a master read in an appropriate amount of time (approximately 840 ms (at 10 MHz) after the Neuron Chip is ready to write to the bus) a Neuron watchdog time-out may occur.

If the master holds the token and does not pass the token to the Neuron Chip in a timely manner, the network could potentially suffer or data could be lost. On the other hand, polling the Neuron Chip often for data transfers can be inefficient. Therefore, an interrupt strategy is appropriate to release the foreign processor from polling the Neuron Chip.

Information for configuring and handling interrupts can be found in the foreign processor technical data book or reference manual. In particular, the HC11's I bit in the condition code register (CCR) is the primary enable control for

HC11's \overline{IRQ} , and is set during reset. It should be cleared by the HC11 with a CLI instruction after parallel I/O synchronization is complete. The I bit is automatically set during entry to the HC11's service routine and can be automatically cleared with each return from the service routine using the RTI command. Refer to the HC11's reference manual for more details. The HC11's \overline{IRQ} interrupt vector is located at address FFF2.

Utilizing the LonTalk Network to Generate an Interrupt Signal to a Foreign Processor for Parallel I/O Transfers

Figure 18 demonstrates how two Neuron Chips can be utilized to generate an interrupt signal to a foreign processor master.

When Neuron Chip 1 (slave) is ready to transfer information, a signal is sent to Neuron Chip 2 (interrupt generator) over the network. This can be done with the same message (i.e., network variable) that brings the information into Neuron Chip 1, or it can be a separate network signal.

Neuron Chip 2 utilizes an I/O pin to generate the interrupt signal to the master.

The approach in Figure 18 can be employed with a master/slave A interface or a master/slave B interface, and either version of the Neuron Chip.

The interrupt service routine would begin with the foreign processor performing a data write or a null write, if the foreign processor has no data. The master would then perform a read cycle to obtain the data from the slave. At the conclusion of the master read, the master owns the token again. In order to avoid watchdog time-outs, the interrupt service routine concludes with the master owning the token.

Utilizing Memory-Mapped I/O to Generate an Interrupt Signal to the Foreign Processor Master

Utilizing the schematic shown in Figure 19, an MC143150 Neuron Chip can use an interrupt approach similar to memory-mapped I/O to generate an interrupt signal when the Neuron Chip has data to transfer, in either slave A or slave B mode. The MC143120 does not support an expanded address and data bus and can not be used to generate a memory-mapped interrupt.




Figure 18. LonTalk Interrupt Option for the Parallel I/O Interface Between the Neuron Chip Slave and a Foreign Processor Master

In the partial Neuron C program shown in Figure 20, INTRPT_ADRS is the interrupt generating address to be determined by the application. Accessing this address will cause the $\overline{\text{IRQ}}$ pin to pulse low for a time period of 100 ns at 10 MHz.

The $\overline{\text{IRQ}}$ pin should be configured as a negative-going edge-detect input (set IRQE = 1 in the OPTION control register within 64 clock cycles after reset). This configuration allows only a single interrupt source to use the $\overline{\text{IRQ}}$ pin. As demonstrated in Figure 19, the decoded interrupt address is gated with the $\overline{\text{Eclock}}$ and generates an input to the $\overline{\text{IRQ}}$ pin.

The interrupt service routine would begin with the master owning the token. When an interrupt occurs, the master would pass the token to the slave, which would enable the slave to write data to the bus. After the slave write command is completed, the interrupt routine concludes with the master owning the token.

Utilizing a State Machine to Monitor the Neuron Chip for Data Transfers

A state machine which passes the token in a ping-pong fashion between itself and the Neuron Chip can be designed using a programmable logic device. When the state machine owns the token, a pass token command is emulated, as described in Figure 6, to pass the token to the Neuron Chip.

When the Neuron Chip has the token and is ready to access the bus, the state machine monitors the least significant bit of the data bus. A 0 on the least significant bit indicates a NULL (the Neuron Chip has no data) and a logic 1 indicates a CMD_XFER.

If the Neuron Chip has data, the state machine generates an interrupt signal to the foreign processor. The foreign processor's interrupt handler would release the state machine and accept the remaining bytes (*length* and data) from the Neuron Chip.

At any time, the foreign processor could also release the state machine and transfer data to the Neuron Chip.

The slave can be monitored between every byte transfer to ensure a low on the HS output. The state machine can

emulate a master, slave A, or slave B mode provided the timing parameters can be met by the state machine. See Figures 8, 9, and 10 for detailed timing information. Either version of the Neuron Chip (MC143120 or MC143150) can be utilized.

Slave A Generates an Interrupt Signal to a Foreign Processor Master for Byte Transfers

A Neuron Chip in slave A mode supports a hardwired HS line, which transitions from high to low when the Neuron Chip is ready for the next byte transaction. The low state or transition of this HS line can be used to generate an interrupt signal to the foreign processor master, indicating the Neuron Chip is available for the next byte transfer. This application is useful to free the foreign processor between byte transfers. The interrupt service routine would handle each byte transfer accordingly.

To avoid interrupts between each byte, the interrupt handler would need to release the slave A HS line from the interrupt input signal. As seen in Table 1, some of the byte transfers are more timely than others; therefore, releasing the HS line could be advantageous. At the end of the interrupt handler routine, the HS line can again be enabled to interrupt the master.


Since the HS line is identical in the MC143120 and MC143150, either chip can be used if memory requirements permit.

CONCLUSION

Use of the parallel I/O interface has tremendous value for coprocessors, gateways, and routers.

Various considerations come into play when interfacing to microprocessors not covered in this application note. The concepts are the same for all foreign processors; however, the timing issues should be closely considered.

The timing diagrams, in Figures 8, 9, and 10, should be useful in determining the specific hardware needed for each application.



*The address decoder can be an HC138 depending on application memory map.

**Either an OR gate or a NOR gate can be used as $\overline{\text{IRQ}}$ is configured as an edge-detect interrupt in this example.

Figure 19. Neuron Chip Generates Interrupt to HC11 Master

```

*****
* Example 5
* Conceptual partial program using the slave B Neuron Chip address bus
* to generate an interrupt to the HC11 master. Note that slave A
* can also be utilized.
*
*****
#define MAX_ 10                //buffer size is 10
#define INTRPT_ADRS ???       //interrupt addr; application dependent
IO_0_parallel_slave_b_p_bus;

unsigned int * intrpt ;        //interrupt from Neuron--IRQ
unsigned char maxin=10, len_out=7; // # of bytes buffers

struct parallel_io //structure for transmitting data
{
    unsigned char len;
    unsigned char buf[MAX_];
}pio;

when (reset)
{
    intrpt = (int*)INTRPT_ADRS; //assign interrupt ptr to addr
}

when (...) //Neuron Chip has recvd data to transmit
{
    intrpt = 1; //enable IRQ
}

when(io_in_ready(p_bus)) //Neuron Chip must recv token from master
{
    pio.len = maxin;
    io_in(p_bus,&pio);
    io_out_request(p_bus); //Neuron Chip has token, request to output
}

when (io_out_ready(p_bus))
{
    . //store data into pio structure
    .
    .
    pio.len = len_out;
    io_out(p_bus,&pio); //output the data
}

```

Figure 20. Example 5 — Neuron C Code for a Neuron Chip Slave B to Generate an Interrupt Signal to the Master

Interfacing DACs and ADCs to the Neuron[®] IC

Control data often consists of voltage values from sensors or to controllers interfaced to a microprocessor. A system designer may be faced with the challenge of designing a network for monitoring and controlling large numbers of voltage inputs and outputs. The classical approach has been to design a central control unit which monitors and controls all inputs and outputs. Such a system can suffer size and reliability constraints, as well as a potentially drastic single point of failure. An alternative approach is to design a distributed network in which each sensor and controller in a system has processing power and can communicate on a common network medium. The MC143150 (Neuron IC) caters to such a solution. It is a distributed communication and control processor with an embedded firmware protocol tailored to the transmission of control data on a network (refer to the Neuron IC technical data in this data book for details).

The concept of "smart nodes" on a network is illustrated in Figure 1 — a block diagram of DACs and ADCs on a distributed network. The converter ICs are interfaced to Neuron ICs which communicate on the network to another

node referred to as the network controller Neuron IC. The DACs and ADCs may be monitored and controlled from a remote location using the network controller which could be interfaced to a user-friendly computer environment.

This application note will describe the interfaces between the MC143150 Neuron IC and two voltage converter ICs: the MC144110 — a 6-bit, 6-channel digital-to-analog converter (DAC); and the MC14443 — an 8-bit, 6-channel analog-to-digital converter (ADC). The first example will detail communication between the network controller Neuron IC and a DAC controller Neuron IC which serially controls a DAC through its I/O port. The second example will detail the same network controller Neuron IC communicating to an ADC controller Neuron IC which monitors an ADC through its I/O port. Software for both chip controller Neuron ICs as well as the network controller Neuron IC is listed at the end of this document. Note that the software solutions are written in Neuron C (the *Neuron C Programmer's Guide* should be used to reference unfamiliar function calls and events).




Figure 1. Block Diagram of ADC and DAC Chips Interfaced to Neuron ICs on a Network

Echelon, LON, LonBuilder, LonManager, LonTalk, LonUsers, LONWORKS, Neuron, 3120, 3150, and NodeBuilder are registered trademarks of Echelon Corporation.

LonLink, LonMaker, LONMARK, LONews, and LonSupport are trademarks of Echelon Corporation.

Neuron IC INTERFACE TO DIGITAL-TO-ANALOG CHIP

INTRODUCTION

This section describes how the Neuron IC may be used to drive a DAC.

The MC144110 is a low-cost, 6-bit DAC with a synchronous serial interface port to provide Neurowire (identical to Motorola's SPI) communication with the MC143150. The chip contains six static D/A converters and operates between 4.5 and 15 V. The MC144110 can be cascaded if more than six outputs are required.

The following example describes one Neuron IC as a DAC controller and another Neuron IC as a network controller. The network controller will send a channel number and voltage value to the DAC controller which will command its DAC accordingly. See Figure 2 for a block diagram of the system.




Figure 2. Block Diagram of Neuron IC — DAC Interface

CIRCUIT

The serial interface between the MC143150 and the MC144110 is defined as follows: IO_0 is a chip select for the DAC, IO_8 is a clock output, and IO_9 is a data output. See Figure 3 for details of the circuit used in this example.

SOFTWARE

Function

The DAC controller Neuron IC receives a channel number (1 – 6) and a voltage value (0 – 16383 mV) from the network controller, converts and formats the voltage value, and sends it to the DAC.

Network Variables

The network controller Neuron IC sends a structure called `to_dac` on the network containing a “channel number” field (1 byte) and a “voltage value” field (2 bytes). The DAC controller Neuron IC uses the `nv_update_occurs` event (a pre-defined Neuron C event) to receive this structure from the network controller.

Conversion

The 2-byte network input voltage received in mV must be scaled to a 6-bit number and placed in the most significant 6 bits of a byte-memory location. The DAC controller uses the following scaling equation:

$$V_{dac} = V_{net} / (V_{DD}/2^6) - 1$$

where V_{net} = the 2-byte voltage value sent on the network

V_{DD} = the DAC supply voltage

and V_{dac} = the converted 6-bit DAC voltage

The conversion process completes by shifting V_{dac} 2 bits to the left.

Format

The DAC expects 36 bits in each transmission from the DAC controller Neuron IC (a 6-bit value for each channel). Hence, the DAC controller must format a 36-bit block (5 bytes) from a 6-byte block. In other words, the DAC controller stores a 6-bit analog value in a byte memory location for each DAC channel value and must compact a 6-byte array (called `net_data`) to a 5-byte array (called `DAC_data`). See Figure 4 for a graphic representation of RAM configuration in the DAC controller during the conversion and format functions. Note that a 6-bit DAC requires software overhead that would not be required for an 8-bit DAC (the format function would not be necessary with an 8-bit DAC).




Figure 3. Neuron IC to MC144110 Interface




Figure 4. RAM Configuration of DAC Controller

DAC Addressing

The DAC controller transmits the formatted array (DAC_data) to the DAC in a packet of 36 bits (MSB first). The first 6 bits received by the DAC control channel 6, the next 6 control channel 5, and so on.

The Neuron C software for the DAC controller Neuron IC is presented in Print Out 1. Note that the software can easily be modified to accommodate the 4-channel MC144111 (change the constant called NUM_CHANNELS to 4). The network controller Neuron IC is programmed to periodically send voltage values between 0 and V_{DD} to DAC channels in a sequential fashion (see Print Out 3).

Neuron IC INTERFACE TO ANALOG-TO-DIGITAL CHIP

INTRODUCTION

This section describes how the Neuron IC may be used to monitor an ADC.

The MC14443 is a low cost, single-slope, 6-channel, 8 to 10-bit ADC linear subsystem for microprocessor-based control. It contains a ramp start circuit and a comparator which will pulse out for a time proportional to the voltage on one of the ADC channels. Its comparator output driver is an open drain N-channel which provides a sinking current. The analog input range on a channel is between 0 and V_{DD} - 2.0 V.

The following example describes one Neuron IC as an ADC controller and another Neuron IC as a network controller. The network controller will send a channel number to the ADC controller which will poll its ADC for a voltage value to send back to the controller. See Figure 5 below for a block diagram of the system.




Figure 5. Block Diagram of Neuron IC-ADC Interface

CIRCUIT

The interface between the MC143150 and the MC14443 is defined as follows: IO_0 - IO_3 use a nibble output object to address channels and control the ramp capacitor on the ADC; IO_4 is an ontime input from the comparator on the ADC. See Figure 6 for details of the circuit used in this example.




Figure 6. Neuron IC to MC14443 Interface

SOFTWARE

Function

Upon reset, the ADC controller Neuron IC must compute a time reference based on the levels of V_{ref} and V_{SS} from the ADC. During normal operation, the ADC controller receives a channel (1 – 6) from the network controller; addresses the ADC; measures its ontime input; converts a time value to a voltage value; and transmits the voltage value (0 – 16,383 mV) and channel number (1 – 6) back to the network controller.

Network Variable Input

The network controller Neuron IC sends a “channel number” variable called address (1 byte) on the network. The ADC controller Neuron Chip uses the `nv_update_occurs` event (a pre-defined Neuron C event) to receive this structure from the network.

ADC Addressing

The ADC controller selects the appropriate channel via its nibble control lines and begins to record time after starting the ADC ramp capacitor.

Conversion

The discharge time of the ADC ramp capacitor must be converted from 200 ns units to mV. The ADC controller uses the following conversion formula:

$$V_{adc} = V_{ref} * (t_{channel} / t_{ref})$$

where V_{ref} = known voltage to which unknown voltage is compared

$t_{channel}$ = ontime of channel voltage
and t_{ref} = ontime of V_{ref} – ontime of V_{SS}

The conversion formula may need to be adjusted for maximum resolution.

Network Variable Output

After the conversion, the ADC controller transmits a structure called `from_adc` to the network controller. The structure contains a channel number (1 byte) and a voltage value (2 bytes) which the network controller stores in an array called `adc_array`.

See the Neuron C software for the ADC controller Neuron IC in Print Out 2. Note that this software will also accommodate the MC14447. The network controller Neuron IC is programmed to periodically poll channels in a sequential fashion (see Print Out 3).

CONCLUSION

In conclusion, the Neuron IC can be a very practical processor in a large system of ADCs and DACs. In such a system, the network controller could serve as a network interface to a more powerful “number crunching” 32-bit microcontroller or the flexible environment of a PC. Also, a manual mode at the network controller could provide a human interface (i.e., a keyboard and display) for voltage monitoring and control. Finally, the ADC and DAC controller Neuron ICs could provide diagnostic information to the network controller from thousands of remote locations. In this manner, Neuron IC-driven distributed systems provide capabilities and advantages that centralized control systems can not offer.

```
////////// Print Out 1. Software for DAC Controller Neuron IC ////////////
//
// This software enables a Neuron IC to drive an MC144110 DAC.
// Data are converted by the conversion function; the frame is
// created by the format function.
//
//////////

#define VDD 5000
#define NUM_CHANNELS 6

typedef struct
{
    unsigned int channel_number;
    unsigned long Vnet;
} dac_control_struct;

network input dac_control_struct NV_DAC_struct;

IO_8 neurowire master select (IO_0) IO_DAC;
IO_0 output bit IO_DAC_select;

unsigned int net_data[6], DAC_data[5], Vdac;

unsigned int conversion (unsigned long Vnet, unsigned long Vdd)
{
```

```

    unsigned long temp1;
    unsigned int temp2;

    temp1 = Vdd >> 6;           //divide VDD by 2^6
    if (Vnet <= temp1) temp2 = 0; //determine if voltage value is 0
    else temp2 = ((Vnet / temp1) - 1) << 2; //calculate 6-bit voltage value
    return (temp2);
} // end conversion()

void format (unsigned int *net_data, unsigned int *DAC_data)
{
    unsigned int temp3;

    // 6msb of net_data[0] goes into 4msb of DAC_data[4] and 2 lsb of DAC_data [3]
    temp3 = net_data[0] << 2;
    DAC_data[4] = temp3 & 0xf0;
    DAC_data[3] = net_data[0] >> 6;

    // 6msb of net_data[1] goes into 6msb of DAC_data[3]
    temp3 = net_data[1] & 0xfc;
    DAC_data[3] |= temp3;

    // 6msb of net_data[2] goes into 6lsb of DAC_data[2]
    DAC_data[2] = net_data[2] >> 2;

    // 6msb of net_data[3] goes int 2msb of DAC_data[2] and 4lsb
    // of DAC_data[1]
    temp3 = net_data[3] << 4;
    temp3 &= 0xc0;
    DAC_data[2] |= temp3;
    DAC_data[1] = net_data[3] >> 4;

    // 6msb of net_data[4] goes into 4msb of DAC_data[1] and 2lsb
    // of DAC_data[0]
    temp3 = net_data[4] << 2;
    temp3 &= 0xf0;
    DAC_data[1] |= temp3;
    DAC_data [0] = net_data[4] >> 6;

    // 6msb of net_data[5] goes into 6msb of DAC_data[0]
    temp3 = net_data[5] & 0xfc;
    DAC_data[0] |= temp3;
} // end format()

when (reset)
{
    poll();
    net_data[0] = conversion(0,VDD); //0 volts on channel 1
    net_data[1] = conversion(1000,VDD); //1 volt on channel 2
    net_data[2] = conversion(2000,VDD); //2 volts on channel 3
    net_data[3] = conversion(3000,VDD); //3 volts on channel 4
    net_data[4] = conversion(4000,VDD); //4 volts on channel 5
    net_data[5] = conversion(5000,VDD); //5 volts on channel 6
    format(net_data,DAC_data);
    io_out (IO_DAC, &DAC_data, (NUM_CHANNELS * 6)); //serial xmit to DAC
} // end when

when (nv_update_occurs(NV_DAC_struct))
{
    Vdac = conversion(NV_DAC_struct.Vnet, VDD); //convert 2-bytes to 6-bits
    net_data[NV_DAC_struct.channel_number - 1] = Vdac;
    format (net_data, DAC_data); //format serial message
    io_out (IO_DAC, &DAC_data, (NUM_CHANNELS * 6)); //serial xmit to DAC
} // end when

```

```

//////////////////////////////// Print Out 2. Software for ADC controller Neuron IC //////////////////////////////////
//
// This software enables a Neuron IC to drive an MC14443 ADC.
// Selected channels are read from an ontime input on the Neuron IC.
// Converted voltage values are transmitted on the network.
//
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
#include <control.h>
#define VREF 2500

IO_4 input ontime mux clock(0) comparator;
IO_0 output nibble control;

typedef struct {
    unsigned int channel;
    unsigned long voltage;
} adc_struct;

unsigned long temp_time1;
unsigned long temp_time2;
unsigned long time_reference;
unsigned int local_channel;

network input unsigned int address;
network output adc_struct adc_data;

when (reset)
{
    // the first pulse is bogus since the first ontime input to the Neuron IC
    // after a reset is invalid
    io_out (control,0x0e);           // address Vref
    delay (40);                     // allow ramp cap to charge to Vref
    io_out (control,0x0f);           // begin discharge on ramp cap
    delay (40);                     // allow ramp cap to discharge
    io_out (control,0x0e);           // address Vref
    delay (40);                     // allow ramp cap to charge to Vref
    io_out (control,0x0f);           // begin discharge on ramp cap
    while (1)                       // gadfly
    {
        watchdog_update();          // tickle watchdog timer
        if (io_update_occurs (comparator)) //is ramp cap discharge is complete ?
        {
            temp_time1 = input_value; //record discharge time
            goto jump1;              //exit gadfly loop
        }
        // end if
    }
    // end while
jump1:
    io_out (control,0x00);           // address Vss
    delay (40);                     // allow ramp cap to charge to Vss
    io_out (control,0x01);           // begin discharge on ramp cap
    while (1)                       // gadfly
    {
        watchdog_update ();          // tickle watchdog timer
        if (io_update_occurs (comparator)) //is ramp cap discharge complete ?
        {
            temp_time2 = input_value; // record discharge time
            goto jump2;              // exit gadfly loop
        }
        // end if
    }
    // end when
jump2:
    time_reference = (temp_time1 - temp_time2) / 10; //calculate time reference
}
// end when

```

```

when (nv_update_occurs (address))
{
    local_channel = address << 1;           //address = 2 * channel number
    io_out (control,local_channel);        // address channel
    delay (40);                            // allow ramp cap to charge to unknown voltage
    io_out (control,local_channel+1);      // begin ramp cap discharge
    while (1)                               // gadfly
    {
        if (io_update_occurs (comparator))// is ramp discharge complete ?
        {
            temp_time1 = input_value / 10;//record discharge time
            goto jump3;                    // exit gadfly loop
        }
        // end if
    }
    // end while
    jump3:
    adc_data.voltage = ((VREF / time_reference) * temp_time1); //calculate voltage
    adc_data.channel = local_channel >> 1; // send channel number
}
//end when

```

```

//////////////////// Print Out 3. Software for Network Controller Neuron IC //////////////////
//
// This software enables a Neuron IC to collect data from
// and send data to other Neuron ICs on a network which control
// DACs and ADCs.
//
////////////////////////////////////

#define NUM_DAC_CHANNELS 6
#define NUM_ADC_CHANNELS 6
#define MAX_DAC_VOLTAGE 5000

typedef struct {
    unsigned int channel;
    unsigned long voltage;
} converter_struct;

network output converter_struct to_dac;
network input converter_struct from_adc;
network output unsigned int adc_address = 1;

unsigned long adc_array[6];

mtimer adc_timer;
mtimer dac_timer;

when (reset) {
    adc_timer = 500;
    dac_timer = 750;
    to_dac.channel = 1;
    to_dac.voltage = 0;
} //end when

// poll a different A/D channel every 2s
when (timer_expires (adc_timer)) {
    if (adc_address++ > NUM_ADC_CHANNELS) adc_address = 1;
    adc_timer = 2000;
} //end when

// store new A/D values whenever they come in
when (nv_update_occurs (from_adc))
{
    adc_array[from_adc.channel - 1] = from_adc.voltage;
} //end when

// transmit a new voltage value to a new channel every 2s
when (timer_expires (dac_timer))
{
    if (to_dac.channel++ >= NUM_DAC_CHANNELS) to_dac.channel = 1;
    if (to_dac.voltage >= MAX_DAC_VOLTAGE) to_dac.voltage = 0;
    else to_dac.voltage += 100;
    dac_timer = 2000;
} //end when

```

Setback Thermostat Design Using the Neuron[®] IC

INTRODUCTION

For several years, setback thermostats (SBTs) have been microprocessor driven, giving the end-user energy-efficient control over HVAC (Heating, Ventilating, and Air Conditioning) systems. However, today's designs still present system limitations such as a single point of failure and lack of flexibility. For example most SBTs have central control over all units (i.e., heater and AC) in a HVAC system, which requires point-to-point wiring and limits the performance capabilities of the system to those of the SBT processor. A viable alternative is to distribute processing to each unit in the system over a network. The MC143150 (Neuron IC) is a multimedia communications and control processor with an embedded standard protocol that lends itself to easy network communication of control information. Specifically, the open architecture design of the LonTalk protocol allows an OEM to independently design interoperable HVAC units as well as network interfaces to non-HVAC systems without writing a cumbersome and costly software protocol. Using the Neuron IC, a setback thermostat can provide control data (e.g., the

time of day, time/temperature set points, and current temperature) to a network of "smart" units with Neuron ICs which can each interpret data according to system specifications (see Figure 1).

This application note describes how a Neuron IC can be used as an SBT processor. Neuron IC functions include a 3 × 4 keypad interface for programmability; a 6-digit, 7-segment LCD display interface for time and temperature indication; a temperature-to-frequency converted input; and a software real-time clock. See Figure 2 for a schematic of the system hardware. Although the Neuron SBT node tends to be more expensive than the traditional SBT, cost savings will result from ease of installation, reduction in wiring, and higher system reliability (lower rate of product maintenance and return). Each of the hardware interfaces and its related software functions will be described in the following sections. Additionally, the Neuron C software for the SBT is included in Print Out 1 at the end of this document. (See the *Neuron C Programmer's Guide* for details on unfamiliar syntax. .)




Figure 1. Block Diagram of Distributed HVAC System

Echelon, LON, LonBuilder, LonManager, LonTalk, LonUsers, LONWORKS, Neuron, 3120, 3150, and NodeBuilder are registered trademarks of Echelon Corporation.

LonLink, LonMaker, LONMARK, LONews, and LonSupport are trademarks of Echelon Corporation.




Figure 2. Setback Thermostat System Hardware

KEYPAD INTERFACE

Hardware

This interface is quite similar to the 4 × 4 keypad described in the engineering bulletin entitled, *Scanning a Keypad With the Neuron Chip* (EB151/D). The major difference is that the rows are monitored by three 1-bit control lines on the Neuron IC, as opposed to one 4-bit nibble.

Software

The keypad is read as follows: the software periodically scans the three keypad rows until a key is depressed, at which time each column is driven low until the row of the depressed

key is determined. See Figure 3 for an illustration of the SBT keypad.




Figure 3. SBT Keypad

The SBT is programmed using the keypad command sequences described in Figure 4. A maximum of three time/temperature set points can be saved for each unit (heater and air conditioner). Data structures of "temp_time" type store a temperature value as well as an hour and minute value. Seven such structures have been created for each air conditioner set point (ac_1 – ac_3), each heater set point (heat_1 – heat_3), and the current time and temperature (sbt_data).

DISPLAY INTERFACE

Hardware

This interface uses a 6-digit, 7-segment LCD display driven by an MC145000 Serial Input Multiplexed LCD Driver interfaced to the SBT Neuron IC processor. Two I/O lines are required from the Neuron IC: clock and data out (a chip select line and data out are not necessary).


Software

The display driver IC receives data via Neurowire (identical to Motorola's SPI and National's Microwire) from the Neuron IC. The display will change when the time changes (once per second), any time the SBT is being programmed, and while the end user is sequencing the SBT through its display modes (described immediately below).


Under normal operating conditions (normal mode), the SBT will provide current military time (hours, minutes) and current temperature on its display. Also, the decimal after the hour indicator will blink on or off each second. When in display mode (entered by pressing the "0" key), the SBT will display the first set-point time and temperature for the air conditioner. If no other key is pressed for five seconds (at any time during display mode), the SBT will return to the current time and temperature display. If "0" is pressed again before

SBT COMMANDS:

TO TURN THE AIR CONDITIONER OFF (n = 4), ON (n = 5), OR ON AUTO (n = 6):



TO TURN THE HEATER OFF (n = 4), ON (n = 5), OR ON AUTO (n = 6):



TO PROGRAM CURRENT TIME:



TO PROGRAM AC SETPOINT TIME NUMBER n (n = 1–3):



TO PROGRAM AC SETPOINT TEMP NUMBER n (n = 1–3):



TO PROGRAM HEATER SETPOINT TIME NUMBER n (n = 1–3):



TO PROGRAM HEATER SETPOINT TEMP NUMBER n (n = 1–3):



Figure 4. Keypad Command Sequences to Program the Neuron SBT

the five second timeout, the SBT will display the second set-point time and temperature for the air conditioner. Similarly, as “0” is successively pressed, the SBT will display time and temperature set-points for the remaining AC set-point, followed by each of the three set-points for the heater. When in programming mode (entered by pressing either the “time” or “temp” key), the display will actively display numeric keypad sequences (see Figure 4 for programming command sequences).

TEMPERATURE SENSOR INTERFACE

Hardware

The temperature sensor interface is implemented with a comparator using an RC combination in its feedback loop. The R component is a thermistor. When the circuit is initially powered up, Point B (refer to Figure 5) has a “high” voltage value. Point A is “low,” so the RC circuit charges up in an attempt to make A equal to B. Eventually the RC circuit forces the voltage at A above the voltage at B, causing point C, and hence B, to go “low.” In an attempt to make point A equal to B again, the RC circuit discharges. Eventually the RC circuit discharges too much, causing point C, and thus point B, to go “high” again. At this time the process repeats itself, resulting in a periodic square wave from the temperature sensor output C, which serves as a “frequency” input to the Neuron IC.

The “high” and “low” points discussed above are determined by the values of R_1 , R_2 , R_f , and R_p . The frequency range of the output C is determined by the value of C_t and the characteristic of the thermistor R_t (as the RC time constant changes, the rise and fall times of graph A in Figure 5 change).

Software

The frequency input from the temperature sensor is read using a frequency input object called “temp_signal_in,” which is periodically read (every two seconds). The frequency value is then converted to a temperature using a look-up table that was created using the characteristic of the thermistor used. The temperature range of this SBT is 32 to 122°F. The current temperature value is stored in the “temp” field of the “sbt_data” structure.

REAL-TIME CLOCK

The real-time clock interface is implemented in software since the I/O port of the Neuron IC is dedicated to keypad, display, and temperature sensor interfaces. A millisecond timer object called read_timer is programmed to expire every 984 ms, at which time the software checks for changes in minutes, hours, and days. Additionally, the software automatically updates the 1 second counter (984 ms added to the average software delay of 16 ms equals 1 second). The software time delay was experimentally determined by running the real-time clock for long periods of time and comparing its output to an accurate timepiece. The current time in minutes and hours is stored in the “sbt_data” structure.

NETWORK VARIABLES

The SBT has time, temperature, and status data which it may submit to the heater and air conditioner units on the network. These units can receive current time and temperature in addition to up to three time and temperature set-points from the SBT. The SBT in this document is designed to output network data every 30 seconds. The system is flexible in that the HVAC units read only the information required. For example, a heater may be designed to receive only two set-points, in which case the third set-point made available by the SBT would not be bound to the heater. (See Chapter 3 of the *Neuron C Programmer's Guide* for details on network variables and binding.) This degree of flexibility allows independent suppliers to manufacture compatible equipment.

NETWORK INTERFACE

The SBT Neuron IC is interfaced to a 78 kbps twisted-pair network via an MC75176BP EIA-485 Differential Transceiver IC. According to the EIA-485 standard, this allows for up to 32 nodes per bus over a length of up to 1200 m (4000 ft). Note that each node in the HVAC system (e.g., heater, vent control, air conditioner) requires a transceiver with its Neuron IC. Also note that the network is accessed in the same manner regardless of the media interfaced to the Neuron IC's general-purpose communication port.




Figure 5. Temperature Circuit and Waveforms for SBT

CONCLUSION

In conclusion, the Neuron IC can adequately perform as a setback thermostat processor. Additionally, it provides HVAC systems with characteristics previously unavailable at a reasonable cost. For example, the owner of a two-story house has begrudgingly accepted the fact that one air conditioner with one thermostat will keep the first level about five degrees cooler than the second level, given the exorbitant cost of two separate A/C units. With a LONWORKS HVAC system, the network of communication (not only in the home, but in factories and other buildings as well) is in place for remote thermostats, zoning, vent controls, etc., each at the low cost of an additional node. The number of units communicating with a single Neuron IC SBT is virtually unlimited.

HVAC OEMs are now taking the time to compare their present system technologies to the solution offered by LONWORKS networks. Traditionally, node costs have been the foremost concern of HVAC manufacturers, but today's OEM also realizes that installation, maintenance, and reliability can

be key to the long-term cost and value of a system. Although the SBT node requires an external display driver and a transceiver, external relays are not needed since all necessary data is passed to intelligent units which individually control themselves. Also, a distributed control network allows independent control of zones or units in the event of a wire break.

Finally, this document presents a rather simple SBT (functionally). Note that a system designer is not limited to EIA-485 twisted-pair as a medium; the Neuron IC has a general-purpose communication port which will interface to transceivers for virtually any medium (powerline and RF are both popular). Also, keeping in mind that the code in Print Out 1 consumes approximately 1.7K bytes of the Neuron IC's ROM, one can conclude that the available 42K of ROM may be used to give the SBT many more capabilities (i.e., system diagnostics, interfaces to ventilation control, safety features, etc.).

```
/****** Print Out 1. Neuron IC as a Setback Thermostat *****/

#pragma enable_io_pullups
#pragma one_domain
#pragma num_addr_table_entries 8

IO_8 neurowire master select (IO_7) IO_to_LCD;
IO_0 output nibble IO_keypad_column;
IO_4 input bit IO_row0;
IO_5 input bit IO_row1;
IO_6 input bit IO_row2;
IO_7 input period IO_temp_in;

struct temp_time {
    unsigned int temp;
    unsigned int minutes;
    unsigned int hours;
};

struct unit_type {
    struct temp_time data_out;
    unit_states unit_data;
};

network output struct unit_type NV_ac_data;
network output struct unit_type NV_heat_data;
network output struct temp_time NV_sbt_out;
network output struct temp_time NV_ac_set1;
network output struct temp_time NV_ac_set2;
network output struct temp_time NV_ac_set3;
network output struct temp_time NV_heat_set1;
network output struct temp_time NV_heat_set2;
network output struct temp_time NV_heat_set3;

const char table [3] [4] = {"789A", "456B", "1230"};
const unsigned int lcd_table[17] = {0,215,6,227,167,54,181.245,7,247,55,119,244,209,
230,241,113};
const unsigned long r_table[50] = {22592,21678,20973,20207,19469,18757,18072,17412,
16776,16163,15573,15004,14456,13928,13420,
12929,12457,12002,11564,11141,10734,10342,
9965,9601,9250,8912,8587,8273,7971,7680,7399,
```

```
7129,6869,6618,6376,6143,5919,5703,5494,5294,  
5100,4914,4734,4562,4395,4234,4080,3931,3787,  
3549};
```

```
typedef enum {ON,OFF,AUTO} unit_states;  
unit_states ac_mode;  
unit_states heater_mode;
```

```
struct temp_time sbt_data;  
struct temp_time ac_1;  
struct temp_time ac_2;  
struct temp_time ac_3;  
struct temp_time heat_1;  
struct temp_time heat_2;  
struct temp_time heat_3;
```

```
struct unit_type heater;  
struct unit_type air_conditioner;
```

```
struct bcd digits;
```

```
unsigned int lcd_update;  
unsigned int lcd_data[6];  
unsigned int array_index[6];  
unsigned int indicator;  
unsigned int serial_out[6];  
unsigned int row;  
unsigned int col;  
unsigned int key_input;  
unsigned int i;  
unsigned int prog_busy;  
unsigned int temp_adder;  
unsigned int num_bytes;  
unsigned int second_byte;  
unsigned int point_on;  
unsigned int seconds;  
unsigned int display_next;
```

```
unsigned long period_in;  
unsigned long thermistor_value;  
unsigned long value;
```

```
stimer display_timer;  
stimer nv_timer;  
mtimer read_timer;  
mtimer temp_timer;
```

```
/*  
*****  
/* This function will update the 6-digit LCD clock display which includes  
/* time in hours and seconds and temperature in degrees fahrenheit. This  
/* function is called every 1.0s.  
*****  
*/
```

```
void update_clock (struct temp_time *disp_in) {  
    for (i=0; i<6; i+=2) {  
        value = *(unsigned int*)disp_in; //point to next digit of display  
        (unsigned int*)disp_in += 1; //increment pointer  
        bin2bcd(value,&digits); //convert digit to BCD  
        array_index[i+1] = digits.d5 + 1; //store BCD values  
        array_index[i] = digits.d6 + 1;  
    } //end for  
  
    //use look-up table to encode BCD digits for LCD driver  
  
    for (i=0; i<6; i++) {
```

```

        lcd_data[i] = lcd_table[array_index[i]];
        serial_out[i] = lcd_data[i];
    }
        //end for

//determine whether decimal point should be on or off

if (point_on || (sbt_mode == DISPLAY)) {
    point_on = 0;
    serial_out[4] += 0x08;
}
//end if
else point_on = 1;
io_out (IO_to_LCD,&serial_out,48); //serial xmit to LCD driver
read_timer = 984; //set real time clock for another 1s
}
//end update_clock

/*****
/* This function converts ASCII clock data to decimal and loads hours and
/* minutes into the address of the structure sent.
*****/

void clock_init (struct temp_time *data_in) {
    if (indicator) indicator = 1; //use data indicator as index
    (unsigned int*)data_in += 1; //point to minute field
    *(unsigned int*)data_in = array_index[indicator + 2] * 10 +
        array_index[indicator + 1] - 11; //store minutes
    (unsigned int*)data_in += 1; //point to hour field
    *(unsigned int*)data_in = array_index[indicator + 4] * 10 +
        array_index[indicator + 3] - 11; //store hours
}
//end clock_init

/*****
/* This function converts ASCII temperature data to decimal and returns
/* the value.
*****/

unsigned int temp_init () {
    return (array_index[3] * 10 + array_index[2] - 11);
}
//end temp_init

/***** reset event *****/

when (reset) {
    for (i=0; i<6; i++) serial_out[i] = 0xff; //turn all segments on
    io_out (IO_to_LCD, &serial_out, 48); //serial xmit to LCD
    seconds = 0; //initialize real time clock to midnight
    sbt_mode = NORMAL; //normal display mode
    sbt_data.minutes = 0;
    sbt_data.hours = 0;
    nv_timer = 30; //30s timer for network xmission
    read_timer = 1000; //1s real time clock timer
    temp_timer = 2000; //2s temperature timer
}
//end when

/***** check for keypad depression *****/

when (io_changes (IO_row1) to 0)
when (io_changes (IO_row2) to 0)
when (io_changes (IO_row3) to 0) {
    delay (400); //debounce

    //find row and column of pressed key
    for (col=0; col<4; col++) {

```

```

io_out (keypad_column, ~(1<<col));
key_input = ~((io_in (IO_row2) * 4) + (io_in (IO_row1) * 2) +
(io_in (IO_row0)));
for (row=0; row<3; row++) {
    if (key_input & (1<<row)) {
        array_index[0] = (unsigned int)table[row][col];
        goto jump1;
    }
}
//end for

array_index[0] = 48; //if key not found: assign null character
jump1:

// if programming temperature or time value
if ((sbt_mode == TIME) || (sbt_mode == TEMP)) {
    lcd_update = 1; //display update flag
    if (second_byte) { //second byte indicates function
        second_byte = 0; //clear flag
        indicator = array_index[0] - 48; //ASCII to decimal
        if (indicator == 0) { //program current time
            read_timer = 0; //stop realtime clock
            num_bytes = 6; //this function requires 6 bytes
        } //end if
        if (indicator >= 4) //program unit status
            num_bytes = 3; //this function requires 3 bytes
    } //end if
} //end if

//if in display mode
else if (sbt_mode == DISPLAY) {
    if (array_index[0] == 48) lcd_update = 1; //toggle to next display
} //end else if

// if in normal mode (first key touched)
else {

    // if time or temperature key touched
    if ((array_index[0] >= 65)) {
        for (i=0; i<6; i++) lcd_data[i] = 0; //clear out display
        if (array_index[0] == 65) { //program time
            sbt_mode = TIME;
            num_bytes = 7; //this function requires 7 bytes
        } //end if
        else { //program temperature
            sbt_mode = TEMP;
            num_bytes = 5; //this function requires 5 bytes
        } //end else
        lcd_update = 1; //set display update flag
        prog_busy = 1; //set busy flag to prevent clock function
        second_byte = 1; //prepare for second byte
    } //end if

    // if display key touched
    if (array_index[0] == 48) {
        sbt_mode = DISPLAY;
        lcd_update = 1; //set display update flag
    } //end if
} //end else
io_out (keypad_column,0); //clear all columns to prepare for next read
} //end when

```

```
/****** check for the display update flag *****/
```

```
when (lcd_update) {  
    //if programming time or temperature  
    if ((sbt_mode == TIME) || (sbt_mode == TEMP)) {  
        //shift display to the left  
        for (i=5; i>0; i--) lcd_data[i] = lcd_data[i-1];  
        if (array_index[0] < 58) array_index[0] -= 47;  
        else array_index[0] -= 54;  
        for (i=5; i>0; i--) array_index[i] = array_index[i-1];  
        lcd_data[0] = lcd_table[array_index[0]];  
        for (i=0; i<6; i++) serial_out[i] = lcd_data[i];  
        io_out (IO_to_LCD,&serial_out,48); //update display  
  
        // update sbt data after last programming byte has been entered  
        if ((prog_busy++ >= num_bytes)) {  
            prog_busy = 0; //clear byte count  
            if (sbt_mode == TIME) {  
                //update current time  
                if (indicator == 0) clock_init (&sbt_data);  
                //update ac status  
                else if (indicator == 4) air_conditioner.unit_data = OFF;  
                else if (indicator == 5) air_conditioner.unit_data = ON;  
                else if (indicator == 6) air_conditioner.unit_data = AUTO;  
                //update ac time  
                else if (array_index[1] == 11) {  
                    if (indicator == 1) clock_init (&ac_1);  
                    else if (indicator == 2) clock_init (&ac_2);  
                    else if (indicator == 3) clock_init (&ac_3);  
                } //end else if  
                //update heater time  
                else if (array_index[1] == 12) {  
                    if (indicator == 1) clock_init (&heat_1);  
                    else if (indicator == 2) clock_init (&heat_2);  
                    else if (indicator == 3) clock_init (&heat_3);  
                } //end else if  
            } end if  
        } else {  
            //update heater status  
            if (indicator == 4) heater.unit_data = OFF;  
            else if (indicator == 5) heater.unit_data = ON;  
            else if (indicator == 6) heater.unit_data = AUTO;  
            //update ac temperature  
            else if (array_index[1] == 11) {  
                if (indicator == 1) ac_1.temp = temp_init();  
                else if (indicator == 2) ac_2.temp = temp_init();  
                else if (indicator == 3) ac_3.temp = temp_init();  
            } //end else if  
            //update heater temperature  
            else if (array_index[1] == 12) {  
                if (indicator == 1) heat_1.temp = temp_init();  
                else if (indicator == 2) heat_2.temp = temp_init();  
                else if (indicator == 3) heat_3.temp = temp_init();  
            } //end else if  
        } //end else  
        sbt_mode = NORMAL; //return to normal mode  
        update_clock (&sbt_data); //display current time/temp  
    } //end if  
}
```

```

//if in display mode
else {
    display_timer = 5;                //5s timeout on any one display
    if (display_next++ > 6) display_next = 1;                //wrap around
    //display 1st programmed ac value
    if (display_next == 1) update_clock (&ac_1);
    //display second programmed ac value
    else if (display_next == 2) update_clock (&ac_2);
    //display 3rd programmed ac value
    else if (display_next == 3) update_clock (&ac_3);
    //display 1st programmed heater value
    else if (display_next == 4) update_clock (&heat_1);
    //display 2nd programmed heater value
    else if (display_next == 5) update_clock (&heat_2);
    //display 3rd programmed heater value
    else if (display_next == 6) update_clock (&heat_3);
    //display current time/temp
    else {
        update_clock (&sbt_data);
        display_timer = 0;
        sbt_mode = NORMAL;
    }
} //end else
lcd_update = 0;
} //end when

/***** check the real time clock timer *****/

when (timer_expires (read_timer)) {
    if (seconds++ > 58) {                //check for minute expiration
        seconds = 0;
        if (sbt_data.minutes++ > 58) {                //check for hour expiration
            sbt_data.minutes = 0;
            if (sbt_data.hours++ > 22)                //check for day expiration
                sbt_data.hours = 0;
        }
    } //end if
    if (sbt_mode == NORMAL) //update display
        update_clock (&sbt_data);
    else read_timer = 984; //set clock for one more second
} //end when

/***** check for next temperature update *****/

when (timer_expires (temp_timer)) {
    thermistor_value = io_in (IO_temp_in) * 7;                //read frequency value
    temp_adder = 1;

    //look up temperature value in table and convert to fahrenheit
    while (temp_adder) {
        if (thermistor_value >= r_table[temp_adder]) {
            if ((r_table[temp_adder - 1] - thermistor_value) <
                (thermistor_value - r_table[temp_adder]))
                temp_adder--;
            sbt_data.temp = temp_adder * 3 / 5 * 3 + 32;
            temp_adder = 0;
        } //end if
        else temp_adder++;
        if (temp_adder > 50) temp_adder = 0;
    } //end while
    temp_timer = 2000;                //read temperature every 2s
} //end when

```

```
/****** check for 5s timeout while in display mode *****/
```

```
when (timer_expires (display_timer)) {  
    update_clock (&sbt_data);           //display current time/temp  
    display_next = 0;  
    sbt_mode = NORMAL;  
}  
    //end when
```

```
/****** send out sbt data every 30s *****/
```

```
when (timer_expires (nv_timer)) {  
    heater.data_out = sbt_data;  
    air_conditioner.data_out = sbt_data;  
    NV_heat_out = heater;                //xmit current heater status  
    NV_ac_out = air_conditioner;         //xmit current ac status  
    NV_ac_set1 = ac_1;                   //xmit 1st ac value  
    NV_ac_set2 = ac_2;                   //xmit 2nd ac value  
    NV_ac_set3 = ac_3;                   //xmit 3rd ac value  
    NV_heat_set1 = heat_1;               //xmit 1st heater value  
    NV_heat_set2 = heat_2;               //xmit 2nd heater value  
    NV_heat_set3 = heat_3;               //xmit 3rd heater value  
}  
    //end when
```

Fuzzy Logic and the Neuron[®] Chip

INTRODUCTION

The world of embedded controls is currently experiencing a push into the realm of fuzzy logic. In the past, manufacturers have contended with performance versus cost trade-offs with no apparent fulfillment of both. However, the concept of fuzzy logic has repeatedly proven that for some applications a low cost, 8-bit microcontroller can equal or exceed the performance of a more expensive *number crunching* digital signal processor (DSP). Motorola has recognized the power of fuzzy logic and has created fuzzy kernels and support tools for a number of their microcontrollers including the MC143150/20 (Neuron Chip).

The Neuron Chip is a communications and control processor (designed by Echelon, manufactured by Motorola) with an embedded LonTalk[®] protocol used for multimedia networking environments in which received network inputs (on the processor's communications port) are used to control processor outputs (on its I/O port). An important design concept relevant to Neuron Chips is **intelligent distributed control** — the distribution of control among several Neuron processors (called nodes) which share I/O data on a network. Specifically, in fuzzy applications input data can be sent via a network to a “fuzzy” node which will run the inputs through its fuzzy engine and control its outputs accordingly. This application note will give the reader a brief introduction to 8-bit fuzzy logic, present a fuzzy kernel for the Neuron Chip practical for a 30 Hz controller, and demonstrate a fuzzy node in a fan controller application. Finally, refer to this data book for technical information on the Neuron Chip and to Echelon's *Neuron C Programmer's Guide* for details on Neuron C syntax.

FUZZY LOGIC PRIMER

This section gives a brief introduction to the simplest concepts of 8-bit fuzzy logic. Readers who are familiar with fuzzy logic should consider skipping this section. More details can be obtained through Motorola's Fuzzy Logic Education Program, a PC tutorial available through Motorola sales offices.

Introduction

The invention of fuzzy logic is usually attributed to Lotfi Zadeh, a professor at UC Berkeley, in the mid 1960s. He developed an approach to control solutions which require neither memory intensive lookup tables nor complicated mathematical formulae. In brief, the fuzzy logic methodology, called inference, assigns predefined degrees of truth to the entire range of inputs to a system and then processes real-time inputs through a set of rules to derive a weighted

system output. Three basic steps of fuzzy inference are fuzzification, rule evaluation, and defuzzification (see Figure 1), described in the following sections. Though many inference methods exist, this document will detail only one, the **min-max inference** methodology.




Figure 1. Block Diagram of Fuzzy System

Fuzzification

A fuzzy controller will receive crisp inputs (typically two or three) on its input or communications port and initially fuzzify them. Each system input is divided into overlapping sets of **membership functions**, typically three to nine sets per input. The predefined membership functions cover the entire range of values (or universe of discourse) for an input and will define a degree of truth for every point in the universe of discourse. Figure 2 shows five trapezoidal membership functions for an input to a fuzzy controller; note that each membership function is typically labeled to *quantify* the input (i.e., very slow, fast, etc.) and that each function assigns a degree of truth (between 0 and 255) to an input. In other words, as you slide along the horizontal axis representing an input value, each point translates to **one** point on the border(s) of one or more trapezoids representing a degree of membership (pay attention only to points on the edges of the trapezoids when assigning degrees of truth to inputs). Thus fuzzy logic is unlike boolean logic in that system input values can **partially** belong

Echelon, LON, LonBuilder, LonManager, LonTalk, LonUsers, LONWORKS, Neuron, 3120, 3150, and NodeBuilder are registered trademarks of Echelon Corporation.

LonLink, LonMaker, LONMARK, LONews, and LonSupport are trademarks of Echelon Corporation.




Figure 2. Input Membership Functions for Fuzzification

to multiple sets (i.e., an input can be 30% slow and 70% medium); with boolean input values, set membership is either 100% or 0%. In this sense, fuzzy logic will often help embedded controllers to respond in a smoother manner over the full range of inputs. Note that membership functions may be more complicated in shape (than the trapezoids in Figure 2) with a trade-off of more complex arithmetic and memory requirements in the fuzzification step.

The fuzzification process uses two basic steps which are repeated for each system input. First, a crisp input must be read and scaled to a value between 0 and 255 (for an 8-bit fuzzy engine). Second, the input must be translated to a degree of membership (between 0 and 255) for each input membership function. For example, in Figure 2, if the read input indicates 25 ft/s, its value is scaled to 63 and 255 is assigned to the *slow* function — the other four functions (*very slow*, *medium*, *fast*, and *very fast*) are assigned to 0 (the input is 100% slow). In another example, the system input 80 ft/s is scaled to 204 and assigned to 179 for the *fast* function and to 76 for the *very fast* function — the other three functions are

assigned to 0 (the input is 70% fast and 30% very fast). All of the assigned values to input membership functions in a system are called the fuzzified inputs of the system. In total, the number of fuzzified inputs will equal the number of inputs times the number of membership functions per input.

Rule Evaluation

Fuzzified inputs are processed through a predefined set of rules (typically 15 to 25 rules per system) using a **min-max** evaluation to form fuzzified outputs. In detail, rules are arranged in an *if-then* format — *if* two or more inputs (called antecedents) are all true, *then* an output function (called a consequent) is executed to the degree of the **minimum** value antecedent (see Figure 3). Often times, all the rules of a system are displayed in a matrix fashion as shown in Figure 4 where the consequents (outputs) are listed for all possible combination pairs of antecedents (inputs). For example, in Figure 4, if input #1 is 10% *medium* and input #2 is 50% *hot*,




Figure 3. Rule Evaluation

		INPUT #1		
		SLOW	MEDIUM	FAST
INPUT #2	COLD	OFF	OFF	MEDIUM LOW
	WARM	MEDIUM LOW	MEDIUM	MEDIUM
INPUT #2	HOT	MEDIUM HIGH	MEDIUM HIGH	HIGH

Figure 4. Rule Matrix

then the output *medium high* will be weighted at 10% as a result of the minimum value function. The remaining eight rules of the system would be evaluated in a similar manner to create a set of five fuzzified (weighted) outputs (described below). Additionally, for rules with the same consequent the fuzzy engine will choose the rule with the **maximum** value for the system's weighted output value. For example, in Figure 4, if *warm* and *medium* fuzzy inputs yield a 20% *medium* output, but *warm* and *fast* fuzzy inputs yield a 40% *medium* output, then the final output for *medium* will be 40% as a result of the **maximum** value function. The rule evaluation procedure just described is the primary step in min-max inference.

Fuzzified outputs are classified into membership sets similar to input membership functions. Though many types of output functions are valid, this document will only cover **singletons** in which the scaled outputs of a system (ranging from 0 to 255) are defined as three to nine discrete values which are assigned weights (between 0 and 255) in the rule evaluation step described above. The example in Figure 5 illustrates five singletons representing possible output values for a single output. Note that the output singletons are often

labeled to "quantify" the output (i.e., medium low, very high, etc.). The number of fuzzified outputs for a system will equal the number of outputs times the number of singletons per output. The final raw or crisp output value of the system is determined in the defuzzification step.

Defuzzification

The final task of a fuzzy engine is to defuzzify its fuzzy outputs into a single raw or crisp output for an external device (i.e., stepper motor, D/A converter, etc.). This document describes a center of gravity method. As described above, the fuzzified outputs are a set of weights for the discrete values called singletons. The final scaled output is the result of the following equation:

$$\text{scaled output} = \frac{(\sum (\text{fuzzy outputs} * \text{output singletons}))}{(\sum \text{fuzzy outputs})}$$

The output is a value between 0 and 255 which might need to be scaled for non-8-bit output functions. For example, in Figure 5 if the rule evaluation process determines the system output is 30% medium low, 60% medium, and 10% medium high, then the center of gravity calculation will yield:

$$\frac{((0.3*255)*90 + (0.6*255)*128 + (0.1*255)*170)}{(0.3*255 + 0.6*255 + 0.1*255)} = 116$$

The value 116 can then be scaled for its output. Note that not all output singletons (i.e., the ones with a value of zero) will contribute to an output calculation for a set of inputs.

Conclusion

Min-max inference is quite simple to implement, yet it provides a powerful and rigorous solution for embedded controllers. Motorola's 8-bit kernels all use this type of inference because it is efficient in timing and code size. Many other types of fuzzy inference exist and may be required for complex or highly accurate solutions, but min-max inference is applicable to a majority of control applications.




Figure 5. Output Singletons

FUZZY KERNEL FOR THE Neuron CHIP

Introduction

A fuzzy kernel, or engine, is simply a skeleton of programming code which will perform the three basic steps of fuzzy logic — fuzzification, rule evaluation, and defuzzification. The kernel user makes the programming code unique by defining and entering the input membership functions, rules, and singletons in tabular form and entering scaling equations for the crisp inputs and outputs. In addition to the kernel for the MC143150, Motorola offers, free of charge, fuzzy kernels for two of its 8-bit microcontrollers (the MC68HC11 and MC68HC05) as well as its 16-bit HC16 microcontroller and the 32-bit 68000 family. The fuzzy kernel in this document, written in Neuron C, was designed using the HC11 kernel as a model. See Appendix A of this application note for a print out of the Neuron C fuzzy kernel.

Fuzzification

The fuzzification function produces a set of fuzzy inputs by reading a real-time crisp input, scaling it to eight bits, and assigning a degree or grade to it for each input membership function defined by the user. First, the designer of the embedded controller must add equations to the kernel to scale crisp inputs to 8-bit values before fuzzification, at which time the Neuron fuzzy engine allows up to four inputs (default of four) with eight membership functions per input. The number of inputs is set by redefining the constant called **NUM_INPUTS** (the elements per input membership function is always eight) and the input membership functions are defined by modifying the table called **input_function**. The membership functions (four bytes each) are entered in tabular form and represent points and slopes which characterize the trapezoids (point 1, slope 1, point 2, slope 2 — see Figure 6). Note that negative slopes are entered as positive numbers since the kernel is aware that the second slope entered will be negative. Also, vertical slopes (typically on the minimum and maximum sides of the universe of discourse) are given values of 0. The minimum slope (default of eight) eliminates unnecessary slope calculations for larger input values and

can be redefined by changing the constant called **MIN_SLOPE**. Unused membership functions must remain in the table and are entered as 0xff — the kernel is designed to ignore unused inputs.

Since the fuzzification process uses repetitive looping, the number of inputs and the number of membership functions per input will affect overall inference times. In other words, the basic function of the fuzzification process is to assign a degree or grade to each membership function, so the overall time of execution is directly related to the number in input membership functions used.

Rule Evaluation

The rule evaluation process produces a set of fuzzy outputs (one for each singleton) based on the min-max inference process described in the Primer section, above. The Neuron fuzzy engine allows any number of rules each with any number of antecedents and consequents. The total number of antecedents is set by redefining the constant called **NUM_ANTECEDENTS**, and the total number of consequents is set with **NUM_CONSEQUENTS**. Each antecedent and consequent uses one byte of table space (in the table called **rules**) as shown in Figure 7. Also, the number of outputs is limited to two (set by redefining **NUM_OUTPUTS**) and the number of singletons per output is limited to eight (controlled by redefining the constant called **SING_PER_OUTPUT**). An example of a rule table entry and its connections with membership functions and singletons is shown in Figure 8. Keep in mind that the rule evaluation step uses repetitive looping, thus as the number of rules and singletons increases so does the inference time (and the amount of memory required). The rule table is terminated by a 0xff.

Defuzzification

The defuzzification process performs a center of gravity calculation on the fuzzified outputs using the equation listed in the Primer section, above. This process yields an 8-bit crisp output value which may need to be scaled for its output. Its execution time is dependent on the number of outputs and the number of singletons per output.




Figure 6. Table Entries for Input Membership Functions




Figure 7. Table Format for Antecedents and Consequents

Results

Most fuzzy engines are analyzed for three basic parameters: performance, code size, and inference time. First, performance is a less tangible study and involves observing the *smoothness* of output performance, particularly in transition areas (i.e., where the input membership functions overlap) and minimum and maximum input values. Second, the size of the kernel presented in this document is 983 bytes. Note that the size of the kernel in different applications will vary, depending upon the number of inputs, outputs, and rules. Third, inference times are measurable but are also dependent upon system parameters (number of inputs, membership functions per input, number of rules, and number of singletons). Our study used the following parameters for its benchmarking: 2 inputs, 5 membership functions per input, 20 rules, and 5 singletons for 1 output. The fuzzy inference times (not including input access or scaling) varied between 19 and 24 ms (larger values of *transition* inputs typically take longer to fuzzify); each section of code was timed in an optimization study (see Table 1) and parameters such as singletons and rules were varied in quantity when measuring overall inference time (note that the optimization study was

performed with version 2.2 of the LonBuilder software; execution times were improved over version 2.1 by using *fastaccess* data types for all arrays). In conclusion, the study shows that the Neuron fuzzy kernel can be used to implement a dedicated 30 Hz controller.

Table 1. Execution Times with Kernel Variations

Characteristic	Time (ms)
Fuzzification	3.6 – 7.8
Rule Evaluation	10 – 12.4
Defuzzification	3.6 – 4.4
Inference	19 – 24
Inference — with 10 rules	14 – 18
Inference — with 15 rules	16.5 – 21
Inference — with 3 singletons	17.5 – 22
Inference — with 7 singletons	20.5 – 26
Inference — with 3 membership functions	17.5 – 21.5
Inference — with 7 membership functions	19.5 – 25




Figure 8. Association Between Rules, Membership Functions, and Singletons

FUZZY FAN APPLICATION USING THE Neuron CHIP

Introduction

The final goal of this document is to present the Neuron Chip as a fuzzy controller in a network. The following example uses two network inputs, water temperature and water flow rate, to control the output (speed of a fan motor) in Motorola's LONWORKS Fluid Demo (Figure 9 in this document gives a system diagram). In brief, the fan node receives temperature and flow rate data from two nodes via its communication port on a 78 kbps twisted-pair network, runs scaled values through its fuzzy controller, and scales crisp outputs for its PWM output control to a fan. Thus the fan speed will be controlled by network data. The software for the fan node is presented in Appendix B of this application note.

Hardware

The hardware for the fan node is shown in Figure 10. A PWM signal is output from pin IO_1 of the Neuron IC to control a periodic pulse into the MOC2A40-10 triac device which will control the fan's motor speed. The schematic shows that Motorola's OEK-1 Evaluation Board was used; note that the input current amplifying circuit is not necessary with the Neuron IC since IO_1 is capable of driving 20 mA.

Software

Most of the required software was contained within the fuzzy kernel, however scaling equations had to be written and table values had to be entered to convert the kernel into a fan controller. First, the inputs were received as network variables, thus the temperature value (2-bytes ranging from 32 to 185) and flow rate (2-bytes ranging from 0 to 100) had to be scaled to 8-bit values. Second, input membership functions, rules, and output singletons were created for the fan controller. The input membership functions are shown in Figure 11; note that the temperature input has four membership functions and the flow rate has five.

The rules for the fan controller are shown in Table 2. Note that all possible combinations of the two inputs were used to form 20 rules (40 antecedents and 20 consequents). Often times, the rule process can be optimized to eliminate consequents, thus allowing the fuzzy engine to perform faster.

Finally, the five singletons for the fan speed output are shown in Figure 12. Be aware that if the values of singletons on the right side of the graph are too high, overflows can occur when using 16-bit arithmetic in the center of gravity calculation (this can be rectified by breaking the calculation down into several equations).

The third step in writing the software was scaling the crisp 8-bit output to a 16-bit PWM output. Once again, the fuzzy fan software is shown in Appendix B.

Results

The fan node was tested for performance characteristics and fuzzy execution time. The key areas of observation for performance were minimum and maximum input values and the transition areas of input membership functions. The limitations of 16-bit arithmetic were discovered in some of the transition areas as the center of gravity calculation overflowed with higher singleton values on the output. This problem can be avoided by adjusting the singletons of an output or breaking the calculations down into several blocks. After adjusting the singletons, the advantages of fuzzy logic were observed in the smooth transitions of the fan speed as the inputs varied. Finally the execution time of the fuzzy loop (including scaling) varied between 22.5 and 29 ms over the universe of discourse. Keep in mind that this Neuron Chip was dedicated to fan control and that other functions could potentially slow down the operation of the fuzzy engine.

Conclusion

The Neuron Chip can add value operating as a fuzzy engine for embedded controls on a distributed network. The only limiting factor of the Neuron controller is its slow inference time as a result of programming the kernel in Neuron C. However, many applications will operate to specification with a 30 Hz controller and if demand is high enough, Echelon may consider writing the fuzzy routines in object code. On the other hand, the added benefit of using the Neuron Chip is its communications capabilities. Inputs received on the network take virtually no time for the application code to read, as they are handled by the device's network and MAC processors which place the data in RAM. Also, use of a network implies that inputs can easily be received from remote locations. Overall, the use of fuzzy controllers in a distributed network environment can result in considerable improvements in system performance.




Figure 9. LonWorks Fluid Demo — System Diagram




Figure 10. Schematic of Fan Mode




Figure 11. Input Membership Functions for Fuzzy Fan

Table 2. Fuzzy Fan Rules

		FLOW RATE				
		VERY SLOW	SLOW	MEDIUM	FAST	VERY FAST
TEMPERATURE	WARM	OFF	OFF	OFF	MEDIUM LOW	MEDIUM LOW
	HOT	MEDIUM LOW	MEDIUM LOW	MEDIUM	MEDIUM	MEDIUM HIGH
	VERY HOT	MEDIUM	MEDIUM HIGH	MEDIUM HIGH	HIGH	HIGH
	DANGER	MEDIUM HIGH	MEDIUM HIGH	HIGH	HIGH	HIGH




Figure 12. Singletons for Fan Node Output

APPENDIX A Neuron C FUZZY KERNEL

```

*****

This program is a Neuron IC fuzzy kernel written in Neuron C
with the following features:

1) Up to 4 4-byte inputs formatted {pt1, slope1, pt2, slope2}.
2) Up to 8 membership elements per input function.
3) Up to 2 outputs.
4) Up to 8 1-byte singletons per output function formatted {pt}.
5) 1 byte per antecedent ('if') formatted 000X XAAA
   where XX = input# and AAA = input function member#.
6) 1 byte per consequent ('then') formatted 1000 XAAA
   where X = output# and AAA = output function singleton#.
7) Min-max inference.
8) Defuzzification using COG calculation.

*****

/***** Compiler directives *****/

#define NUM_OUTPUTS 2
#define SING_PER_OUTPUT 8
#define NUM_INPUTS 4
#define ELEMENTS_PER_INPUT 8
#define BYTES_PER_ELEMENT 4
#define NUM_ANTECEDENTS 0
#define NUM_CONSEQUENTS 0
#define MIN_SLOPE 8

/***** Globals *****/

unsigned int input_function [NUM_INPUTS] [ELEMENTS_PER_INPUT]
    [BYTES_PER_ELEMENT] = {
    {
        //Input #0
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff}
    },
    {
        //Input #1
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff}
    },
    {
        //Input #2
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff},
        {0xff, 0xff, 0xff, 0xff}
    }
},

```

```

        {
            {0xff, 0xff, 0xff, 0xff}, //Input #3
            {0xff, 0xff, 0xff, 0xff},
            {0xff, 0xff, 0xff, 0xff},
            {0xff, 0xff, 0xff, 0xff},
            {0xff, 0xff, 0xff, 0xff},
            {0xff, 0xff, 0xff, 0xff},
            {0xff, 0xff, 0xff, 0xff},
            {0xff, 0xff, 0xff, 0xff}
        }
};

unsigned int singletons [NUM_OUTPUTS] [SING_PER_OUTPUT] = {
    {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}, //Output #1
    {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00} //Output #2
};

unsigned int rules [NUM_ANTECEDENTS + NUM_CONSEQUENTS + 1] = {
    0xff
};

unsigned int *input_pt;
unsigned int *rule_pt;
signed long crisp_inputs [NUM_INPUTS];
unsigned int crisp_outputs [NUM_OUTPUTS];
unsigned int index;
unsigned int row_index;
unsigned int col_index;
signed long *fuzzy_pt;
signed long fuzzified_inputs [ELEMENTS_PER_INPUT * NUM_INPUTS];
unsigned int *fuzzy_pt2;
unsigned int fuzzified_outputs [NUM_OUTPUTS][SING_PER_OUTPUT];
unsigned int minimum;
unsigned long sum;
unsigned long sum_of_products;
unsigned int point1;
unsigned int point2;
unsigned int slop1;
unsigned int slope2;
unsigned long pwm_value;
unsigned int max_displacement;
unsigned int local [2];
when (reset) {
    max_displacement = 255 / MIN_SLOPE;
} //end when

```

```

/***** Fuzzy engine *****/
when (1) {

/***** Scale inputs here (give values to crisp_inputs[] and local[]) *****/

/***** Fuzzification *****/

input_pt = &input_function[0][0][0];
fuzzy_pt = &fuzzified_inputs[0];

/***** Look at each updated input *****/

for (index = 0; index < NUM_INPUTS; index++) {

/***** Assign a grade to each input function member *****/

for (row_index = 0; row_index < ELEMENTS_PER_INPUT; row_index++) {
    point1 = *input_pt++;

    /**check if crisp input is below defined input range **/
    if (local[index] <= point1) {
        if (point1) *fuzzy_pt++ = 0; //out of range
        else *fuzzy_pt++ = 0xff;
        input_pt += 3; //point to next input
        goto jump;
    } //end if

    slope1 = *input_pt++;
    point2 = *input_pt++;

    /* check if crisp input is within input range and to the left of pt2 */
    if (local[index] <= point 2) {
        if (!slope1) *fuzzy_pt++ = 0xff; //vertical slope
        else {
            *fuzzy_pt = ((long)slope1) *
                (crisp_inputs[index] - point1);
            if (*fuzzy_pt > 0xff) *fuzzy_pt = 0xff; //max value
            *fuzzy_pt++; //next grade
        } //end else
        input_pt++; //point to next input
        goto jump;
    } //end if

    slope2 = *input_pt++;

    /* check if crisp input is to the right of pt2 within reasonable range */
    if (slope2 && (crisp_inputs[index] < (point2 + max_displacement))) {
        *fuzzy_pt = 255 - ((long)slope2*
            (crisp_inputs[index] - point2));
        if (*fuzzy_pt < 0) *fuzzy_pt = 0; //out of range
        *fuzzy_pt++;
    } //end if

    else *fuzzy_pt++ = 0; //vertical slope
    jump: if (1);
} //end for
} //end for

```

```

/***** Rule evaluation *****/

fuzzy_pt2 = &fuzzified_outputs[0][0];
for (index = 0; index < NUM_OUTPUTS * SING_PER_OUTPUT; index++)
    *fuzzy_pt2++ = 0;//clear output array
rule_pt = &rules[0];
while (1) {
    minimum = 0xff;
    while (*rule_pt < 0x80) {                //antecedent evaluation (min function)
        if (!minimum) rule_pt++;           //check for 0 minimum
        else {
            //point to fuzzified input location
            fuzzy_pt = &fuzzified_inputs [0] + *rule_pt++;
            //check for new minimum
            if (*fuzzy_pt < minimum) minimum = *fuzzy_pt;
        } //end else
    } //end while
    while (*rule_pt & 0x80) {                //consequent evaluation (max function)
        if (*rule_pt == 0xff) goto done;    //end of rules
        if (!minimum) rule_pt++;           //check for 0 maximum
        else {
            //point to fuzzified output location
            fuzzy_pt2 = &fuzzified_outputs [0][0] + (*rule_pt++ - 0x80);
            //check for new maximum
            if (minimum > *fuzzy_pt2) *fuzzy_pt2 = minimum;
        } //end else
    } //end while
} //end while
done: if (1);

/***** Defuzzification *****/

/***** COG for all outputs *****/

for (row_index = 0; row_index < NUM_OUTPUTS; row_index++) {

    /***** Sum of products for each output *****/

    sum = 0;
    sum_of_products = 0;
    for (col_index = 0; col_index < SING_PER_OUTPUT; col_index++) {
        sum += fuzzified_outputs[row_index][col_index];
        sum_of_products += (unsigned long) singletons[row_index][col_index]
            * (unsigned long) fuzzified_outputs[row_index][col_index];
    } //end for
    crisp_outputs[row_index] = sum_of_products / sum;
} //end for

/***** Scale output(s) and call output function(s) *****/

} //end when

```

APPENDIX B Neuron C FAN CONTROL NODE

/******

Function: fan.nc

Definition:

This program is a Neuron IC fan node for Motorola's water demo using a fuzzy kernel with the following fuzzy features:

- 1) 2 4-byte inputs - flow rate and temperature formatted {pt1, slope1, pt2, slope2}.
- 2) 5 membership elements for flow rate, 4 for temperature.
- 3) 1 output - fan speed.
- 4) 5 1-byte singletons for fan speed.
- 5) 1 byte per antecedent ('if') formatted 000X XAAAA
where XX = input# and AAA = input function member#.
- 6) 1 byte per consequent ('then') formatted 1000 XAAA
where X = output# and AAA = output function singleton#.
- 7) Min-max inference.
- 8) Defuzzification using COG calculation.

I/O inputs: none

I/O output: PWM signal to ac fan motor via triac

net inputs: temperature and water flow rate

net outputs: none

application image (ROM): 1065 bytes

required header files: none

rev: 1.0	6/3/93	first revision
1.1	6/10/93	optimization - used unsigned int comparison in fuzzification instead of long; also fastaccess arrays (rev. 2.2 of LonBuilder).

/****** Compiler directives *****

```
#pragma enable_io_pullups
#define NUM_OUTPUTS 1
#define SING_PER_OUTPUT 5
#define NUM_INPUTS 2
#define ELEMENTS_PER_INPUT 8
#define BYTES_PER_ELEMENT 4
#define NUM_ANTECEDENTS 40
#define NUM_CONSEQUENTS 20
#define MIN_SLOPE 8
```

/****** I/O objects *****

```
IO_1 output pulsewidth long clock(5) IO_pwm;
IO_4 output bit test;
```

/****** Network Variables *****

```
network input unsigned int NV_temp;
network input unsigned int NV_pump_spd;
```

```
/****** Globals *****/
```

```
fastaccess unsigned int input_function [NUM_INPUTS] [ELEMENTS_PER_INPUT]
[BYTES_PER_ELEMENT] = {
  {
    {0x00, 0x00, 0x26, 0x0a}, //very slow
    {0x26, 0x0a, 0x59, 0x0a}, //slow
    {0x59, 0x0a, 0x8c, 0x0a}, //medium
    {0x8c, 0x0a, 0xbf, 0x0a}, //fast
    {0xbf, 0x0a, 0xff, 0x00}, //very fast
    {0xff, 0xff, 0xff, 0xff}, //not used
    {0xff, 0xff, 0xff, 0xff},
  } ,
  {
    {0x00, 0x00, 0x50, 0x0a}, //warm
    {0x50, 0x0a, 0x8c, 0x0a}, //hot
    {0x8c, 0x0a, 0xbf, 0x0a}, //very hot
    {0xbf, 0x0a, 0xff, 0x00}, //danger
    {0xff, 0xff, 0xff, 0xff}, //not used
    {0xff, 0xff, 0xff, 0xff},
    {0xff, 0xff, 0xff, 0xff},
    {0xff, 0xff, 0xff, 0xff}
  }
};

fastaccess unsigned int singletons [NUM_OUTPUTS] [SING_PER_OUTPUT] = {
  {0x00, 0x40, 0x64, 0x9c, 0xff}
};

fastaccess unsigned int rules [NUM_ANTECEDENTS + NUM_CONSEQUENTS + 1] = {
  0x08, 0x00, 0x80, //if warm and very slow, then off
  0x08, 0x01, 0x80, //if warm and slow, then off
  0x08, 0x02, 0x80, //if warm and medium, then off
  0x08, 0x03, 0x81, //if warm and fast, then medium low
  0x08, 0x04, 0x81, //if warm and very fast, then medium low
  0x09, 0x00, 0x81, //if hot and very slow, then medium low
  0x09, 0x01, 0x81, //if hot and slow, then medium low
  0x09, 0x02, 0x82, //if hot and medium, then medium
  0x09, 0x03, 0x82, //if hot and fast, then medium
  0x09, 0x04, 0x83, //if hot and very fast, then medium high
  0x0a, 0x00, 0x82, //if very hot and very slow, then medium
  0x0a, 0x01, 0x83, //if very hot and slow, then medium high
  0x0a, 0x02, 0x83, //if very hot and medium, then medium high
  0x0a, 0x03, 0x84, //if very hot and fast, then high
  0x0a, 0x04, 0x84, //if very hot and very fast, then high
  0x0b, 0x00, 0x83, //if danger and very slow, then medium high
  0x0b, 0x01, 0x83, //if danger and slow, then medium high
  0x0b, 0x02, 0x84, //if danger and medium, then high
  0x0b, 0x03, 0x84, //if danger and fast, then high
  0x0b, 0x04, 0x84, //if danger and very fast, then high
  0xff //end of rules
};
```

```

unsigned int *input_pt;
unsigned int *rule_pt;
fastaccess signed long crisp_inputs [NUM_INPUTS];
fastaccess unsigned int crisp_outputs [NUM_OUTPUTS];
unsigned int index;
unsigned int row_index;
unsigned int col_index;
signed long *fuzzy_pt;
fastaccess signed long fuzzified_inputs [ELEMENTS_PER_INPUT * NUM_INPUTS];
unsigned int *fuzzy_pt2;
fastaccess unsigned int fuzzified_outputs [NUM_OUTPUTS] [SING_PER_OUTPUT];
unsigned int minimum;
unsigned long sum;
unsigned long sum_of_products;
unsigned int point1;
unsigned int point2;
unsigned int slope1;
unsigned int slope2;
unsigned long pwm_value;
unsigned int max_displacement;
fastaccess unsigned int local[2];

when (reset) {
    max_displacement = 255 / MIN_SLOPE;
}
    //end when

/***** Fuzzy engine *****/

when (1) {

/***** Scale inputs *****/

    io_out (test,0);
    crisp_inputs[0] = ((signed long)NV_pump_spd) * 255 / 100;
    local[0] = crisp_inputs[0];
    crisp_inputs[1] = ((signed long)NV_temp - 32) * 5 / 3;
    local[1] = crisp_inputs[1];

/***** Fuzzification *****/

    input_pt = &input_function[0][0][0];
    fuzzy_pt = &fuzzified_inputs[0];

/***** Look at each updated input *****/

    for (index = 0; index < NUM_INPUTS; index++) {

```

```
/****** Assign a grade to each input function member *****/
```

```
for (row_index = 0; row_index < ELEMENTS_PER_INPUT; row_index++) {  
    point1 = *input_pt++;  
    //check if crisp input is below defined input range  
    if (local[index] <= point1) {  
        if (point1) *fuzzy_pt++ = 0;           //out of range  
        else *fuzzy_pt++ = 0xff;              //point to next input  
        input_pt += 3;                          //point to next input  
        goto jump;  
    } //end if  
    slope1 = *input_pt++;  
    point2 = *input_pt++;  
    //check if crisp input is within input range and  
    //to the left of pt2  
    if (local[index] <= point2) {  
        if (!slope1) *fuzzy_pt++ = 0xff;       //vertical slope  
        else {  
            *fuzzy_pt = ((long)slope1) *  
                (crisp_inputs[index] - point1) ;  
            if (*fuzzy_pt > 0xff) *fuzzy_pt = 0xff; //max value  
            *fuzzy_pt++;                          //next grade  
        } //end else  
        input_pt++;                               //point to next input  
        goto jump;  
    } //end if  
    slope2 = *input_pt++;  
    //check if crisp input is to the right of pt2 and  
    //within reasonable range  
    if (slope2 && (crisp_inputs[index] < (point 2 + max_displacement))) {  
        *fuzzy_pt = 255 - ((long) slope2 *  
            (crisp_inputs[index] - point2));  
        if (*fuzzy_pt < 0) *fuzzy_pt = 0;       //out of range  
        *fuzzy_pt++;  
    } //end if  
    else *fuzzy_pt++ = 0                          //vertical slope  
    jump: if (1);  
} //end for  
} //end for
```

```

/***** Rule evaluation *****/
fuzzy_pt2 = &fuzzified_outputs[0][0];
for (index = 0; index < NUM_OUTPUTS * SING_PER_OUTPUT; index++)
    *fuzzy_pt2++ = 0;          //clear output array
rule_pt = &rules[0];
while (1) {
    minimum = 0xff;
    while (*rule_pt < 0x80) {          //antecedent evaluation (min function)
        if (!minimum) rule_pt++;      //check for 0 minimum
        else {
            //point to fuzzified input location
            fuzzy_pt = &fuzzified_inputs[0] + *rule_pt++;
            //check for new minimum
            if (*fuzzy_pt < minimum) minimum = *fuzzy_pt;
        }
        //end else
    }
    //end while
    while (*rule_pt & 0x80) {          //consequent evaluation (max function)
        if (*rule_pt == 0xff) goto done; //end of rules
        if (!minimum) rule_pt++;      //check for 0 maximum
        else {
            //point to fuzzified output location
            fuzzy_pt2 = &fuzzified_outputs[0][0] + (*rule_pt++ - 0x80);
            //check for new maximum
            if (minimum > *fuzzy_pt2) *fuzzy_pt2 = minimum;
        }
        //end else
    }
    //end while
}
done: if (1);

/***** Defuzzification *****/

/***** COG for all outputs *****/
for (row_index = 0; row_index < NUM_OUTPUTS; row_index++) {

    /***** Sum of products for each output *****/

    sum = 0;
    sum_of_products = 0;
    for (col_index = 0; col_index < SING_PER_OUTPUT; col_index++) {
        sum += fuzzified_outputs[row_index][col_index];
        sum_of_products += (unsigned long) singletons[row_index][col_index]
            *(unsigned long)fuzzified_outputs[row_index][col_index];
    }
    //end for
    crisp_outputs[row_index] = sum_of_products / sum;
}
//end for

pwm_value = (unsigned long)crisp_outputs[0] * 257;
io_out (IO_pwm, pwm_value);

io_out (test,1);
} //end when

```

MC683xx to Neuron[®] Chip Parallel I/O Interface

Introduction

This example interfaces a Motorola MC683xx family microcontroller to a LONWORKS[®] Neuron Chip through the parallel I/O object model interface. The actual example uses the MC68332 microcontroller, however, with minor modifications any MC683xx family member may be used. With additional hardware and minor software modifications a MC680x0 microprocessor may be used in the example.

The example code shown for the MC68332 is written in "C" and the code for the Neuron Chip is written in Neuron C. The example moves data from the Neuron Chip to the MC68332 and from the MC68332 to the Neuron Chip. Figure 1 shows the various components of the example. The node called `auxnode` is a test node for this example and generates a character string of either "LEFT" or "RIGHT" and passes this string to the node containing the MC68332 and Neuron Chip combination. The sending of these data strings is triggered by the left and right input buttons on a Gizmo 2 I/O module from Echelon. The Neuron Chip in the MC68332/Neuron Chip-based node then passes this data to the MC68332 where the string is displayed on a terminal attached to the MC68332's serial port. Although the example is relatively

simple it may be modified to implement an actual user application.

Parallel I/O Overview

The parallel I/O model is one of the standard I/O objects supplied with a Neuron Chip. Information on operation of this I/O object is found in the Neuron Chip Data Sheet and the *Neuron C Programmer's Guide*. Two versions of this I/O object allow either the connection of two Neuron Chips for communication with each other, or the connection of a single Neuron Chip to a microcontroller. These two versions are referred to as parallel I/O slave A mode and parallel I/O slave B mode. For this example parallel I/O mode B is used.

Figure 2 shows the MC68332 to Neuron Chip hardware connection. The connection uses all 11 pins of the Neuron Chip I/O port for connection to a "host" via an 8-bit data bus, R/\bar{W} , chip select and an address pin. By selecting parallel I/O slave B mode, the address pin, `IO_8`, allows the Neuron Chip to occupy two memory locations in the memory map of the host processor. These two memory locations are used for selection of a data transfer memory location and a handshake memory location.




Figure 1. LONWORKS Parallel I/O to MC68332

Echelon, LON, LonBuilder, LonManager, LonTalk, LonUsers, LONWORKS, Neuron, 3120, 3150, and NodeBuilder are registered trademarks of Echelon Corporation.

LonLink, LonMaker, LONMARK, LONews, and LonSupport are trademarks of Echelon Corporation.




Figure 2. MC68332-to-MC143150 Interface

The parallel I/O interface uses the concept of a token to allow initiation of transfer of data to or from the Neuron Chip. To transfer data between the MC68332 and the Neuron Chip, the MC68332 must have the "token." To transfer data between the Neuron Chip and the MC68332, the Neuron Chip must have the "token." This token is given to the MC68332 on initialization of the I/O interface. Then the MC68332 transfers the token to the Neuron Chip either after completing a transfer of data, or by just passing a null data byte to it. When the token is obtained, the Neuron Chip will pass this token back to the MC68332 through the transfer of a null byte if no data is to be sent to the MC68332, or by the Neuron Chip transferring data and then giving the token back to the MC68332.

Initialization of the parallel I/O object module and initial establishment of the token ownership is performed by the host CPU sending a RESYNC command to the Neuron Chip which responds with a ACKSYNC command to the host. At this point the host has the token and the interface is ready for use. For additional detail, refer to the Neuron Chip data sheet parallel I/O description.

Host CPU System Requirements

As previously mentioned, this example uses the MC68332 microcontroller; however, any MC68000 family member may be used. The following hardware and software features are required by the host processor for implementation of this example.

- a) A CPU with a Motorola MC68000 instruction set.
- b) Memory map chip select logic for enabling the Neuron Chip. This logic may be either contained in the CPU as it is in the MC68332, or provided by external hardware.
- c) A periodic interval timer (PIT) (recommended but not required), "tick," capable of generating an interrupt to the CPU. The time period of this timer should be in the range of 20 to 200 ms.
- d) Data storage (RAM) of approximately 100 bytes.
- e) Driver program size approximately 500 bytes.

Development Tools

The M68000 C compiler and linker used to create the object file for this example is release 8.2, available from Intermetrics. Although the C programming language is somewhat universal, data sizes, methods of dealing with interrupt routines, and embedded assembly language may differ from other C compilers. Therefore, modifications may be required to adapt to other compilers.

Software

The files provided for the software example consist of the following (see Exhibits A thru G).

- 332.c — main executable code for example.
- neuron.h — C language header file describing registers for the Neuron Chip.
- m332sim.h — C language header file describing the MC68332 System Integration Module (SIM) registers.
- 332.lc — memory locate file for the Intermetrics C compiler.
- 332.bat — DOS batch file containing command lines for compiling C language source/header files and linking compiler output modules to a single executable object module. The final entry in the batch file produces "S" records for downloading to a PROM programmer or development system.
- slave.nc — Neuron Chip C file for downloading from a LonBuilder® Developer's Workbench to the parallel I/O based node.
- aux_node.nc — Neuron Chip C file for downloading from a LonBuilder Developer's Workbench to an auxiliary node for exercising the parallel I/O node.

Source 332.c Description

The file 332.c contains the C program of main, functions for MC68332 initialization, read and write functions to the Neuron Chip, and interrupt handlers for a "tick" timer. Following is a brief description of each of these functions.

The function main calls p_init, data_init, master_init and proceeds to look for a keyboard input from the console. The function kbhit () has been added to the C standard library and returns true upon detecting that a key has been hit and is false otherwise. If a key has been hit, the value of the key is read by getch and added to the end of a data string of MAX length. Upon receipt of a carriage return, the flag s_data is set true. This will be used later to signal that there is a string of characters to be transmitted to the slave Neuron Chip.

The function p_init initializes the MC68332 SIM for driving the Neuron Chip with a chip select line (CS5). Also, the interrupt vector for the PIT ("tick") timer is initialized and microprocessor interrupts are enabled. The interrupt vector initialization and enabling of interrupts is done by using a compiler macro labeled vector_init, which is defined earlier in the listing. The flag s_data, which is used to indicate if data is ready to be transmitted to the slave Neuron Chip, is initialized to false.

The function `master_init` performs the resync operation as outlined in this data book. Successful completion of this operation leaves the data transfer token with the microprocessor.

The function `pio_write` transmits a string of data to the Neuron Chip by enclosing the data in a packet with the XFER byte and length byte at the beginning of the string, and the EOM value at the end of the string.

The function `pio_read` reads a string of data from the parallel I/O interface of the Neuron Chip. The string is returned in the `pio_in` function, which consists of a length byte followed by the data bytes.

The function of `t_token` transfers a null token to the Neuron Chip and sets the token flag to false.

The function of `tx_hs` waits for the handshake line to become low (false).

The function of `data_init` initializes a test data string in `pio_out`. In this example, the data string consists of the alphabet. This function is for demonstration purposes.

The function of `pit` is an interrupt service routine. The `_IH` in front of the function name indicates to the compiler that a return from exception (RTE) instruction should be placed at the end of the function instead of the normal return from subroutine (RTS) instruction. This interrupt handler is triggered by the “tick” timer and either sends a data string across the MC68332-to-Neuron Chip interface, or sends a null token. The decision to send data or a null token is based on the current value of the flag `s_data`.

The last function listed, `display`, is for debug purposes and sends the characters from `pio_in` to the standard output.

Integrating this example into the desired user application requires rewriting `main` such that the real user application is performed. The function `p_init` must be modified if a different MC683xx processor is to be used. `Master_init`, `pio_write`, `pio_read`, `t_token`, `tx_hs`, and `pit` will probably not need modification. The routines of `data_init` and `display` are for demonstration purposes only, and could be removed in a real application program.

Software Options at Compile Time

The following software options may be selected at compile time by modifying either initial values of variables, or C language define statement values, or lines of source code.

For an understanding of MC68332 register initialization values, refer to the MC68332 user manual.

To set MC68332 exception interrupt levels for the “tick” timer, modify file `332.c`, the macro of `enable_interrupts`, the MC68000 instruction immediate data field of “or.w # $\$0300,d1$.” Move the interrupt mask up or down as required by the interrupt levels that need to be enabled. In addition, the function of `pio_init` C source line of `mcsim.picr = 0x041c` may be modified as required to select the interrupt level generated by the periodic interval timer.

To select the periodic interval timer interrupt time period, modify function `pio_init` and C source line of `mcsim.pitr = M125SEC`. Note that file `m68sim.h` contains several predefined values for ease in setting this time period.

To select the location of the Neuron Chip in the MC683xx memory map, modify function `pio_init` and the C source statement of `mcsim.csbar5 = 0x0200`. Retain the 2K block size during this modification.

Source `s1ave.nc` Description

The file `s1ave.nc` is a Neuron C source file that resides on the Neuron Chip connected to the MC68332.

The I/O pin definition for this node selects the I/O object mode of parallel `s1ave_b` which uses all 11 pins as a parallel interface bus to a host processor.

Following the I/O definition, a structure is defined to contain the length and data fields to be passed from the Neuron Chip to the MC68332 and from the MC68332 to the Neuron Chip. The next two variables are defined using this structure definition. The two variables, `p_in` and `p_out`, are for an incoming data string and an outgoing data string.

The network variable definitions shown next are `nv_status`, `nv_data_out`, and `nv_data_in`. Network variable `nv_status` is used as a ready indicator of this node having completed its resync operation and may not be required in actual application. The network variables `nv_data_in` and `nv_data_out` are of type `parallel_in` and are used to move data from the combination MC68332/Neuron IC node and the network and network to the MC68332/Neuron IC node. The network in this case is node `aux_node`. Refer to Figure 3 for a pictorial description of how their network variables are bound together with the `aux_node`.




Figure 3. Network Variable Binding

The remainder of this source code consists of four Neuron Chip “when” clauses: `when(reset)`, `when(io_out_ready())`, `when(io_in_ready())`, and `nv_update_occurs()`. The task definition of `when(reset)`, common to almost all Neuron C programs, assigns the ASCII value of “R” to network variable `nv_status`. The task definition of `when(io_out_ready())` performs an `io_out` operation when the parallel bus is in a state where it can be written to and the `io_out` function was previously invoked. The task definition of `when(io_in_ready())` does an `io_in` whenever a message arrives on the parallel bus that must be read. The task definition of `when(nv_update_occurs())` processes any incoming information from the network and triggers an `io_out_request`.

Source `aux_node.nc` Description

This Neuron C source program is used for testing the MC68332/Neuron Chip combination node. The node function is to send either the character string of LEFT or RIGHT to the MC68332/Neuron IC combination node. This node has the same data structure definition of `parallel_in` as found in `slave.nc`. The network variables of `nv_data_in` and `nv_data_out` are defined with this data type.

Adapting this Example to a Real Application

In a real application, both `slave.nc` and `332.c` must be modified. The file `332.c` must be modified to reflect not only

the application that the MC68332 is to perform, but also the data to be sent from the MC68332 to the Neuron Chip across the parallel interface. In addition, the file `slave.nc` must be modified to reflect the data coming into the Neuron Chip from the network that is to be passed to the MC68332 across the parallel interface.

Summary

Application nodes in LONWORKS networks, requiring features beyond those of the Neuron Chip’s application processor, can easily be designed using an M68xxx host connected via a parallel interface to a Neuron Chip. The example shown, using the MC68332, demonstrated the hardware and the driver software required to interface an M68000-based processor architecture to the Neuron Chip. Modifications for the C source programs necessary for various processor chips were discussed and documented. These parallel interface drivers should aid in reducing the program development cycle — a key feature of LONWORKS control technology and its ability for short time-to-market.

Disclaimer

Although this software has been carefully reviewed and is believed to be reliable, neither Motorola nor the author assume any liability arising from its use. This software may be freely used, modified, or distributed with user end product(s) at no cost or obligation to the user.

Exhibit A

```
/*
** Filename: 332.c
** MC68332 to Neuron Parallel I/O demo
** Version 1.0 May 1993
*/
#include <stdio.h>
#include "neuron.h"
#include "m332sim.h"

#define TRUE 0x01
#define FALSE 0x00
#define MAX 30

#pragma separate port
#pragma separate mcsim

struct neuron port;
struct sim mcsim;

char token, s_data, ch;
int error, index;
struct parallel_io{
    unsigned char len;
    unsigned char data[MAX];
};

struct parallel_io pio_out, pio_in;

/* interrupt vector initialization and enable */
_CASM void vector_init(){
    move.l #_pit,$00000070
    move.w #$2300,sr
}

main(){
    p_init();
    data_init();
    display(); /* for debug purposes */
    error = master_init();
    index = 0;
    pio_out.len = 0;
    while (TRUE){
        if (kbhit() == TRUE){
            ch =getc(stdin);
            putc(ch,stdout);
            pio_out.data[index] = ch;
            putc(pio_out.data[index],stdout);
            if(ch == 0x0d){
                s_data = TRUE;
                index = 0;
                break;
            };
            index++;
            pio_out.len++;
            if(index == MAX) break;
        }
    }
}

p_init(){
    int temp;
    temp = mcsim.cspar0;
    temp = (temp & 0x0fff) + PORT8;
    mcsim.cspar0 = temp;
    mcsim.csbar5 = 0x0200;
    mcsim.csor5 = CSOPT2;
```

```

    mcsim.pitr = M125SEC; /* init pit to 125 msec interval */
    mcsim.picr = 0x041c; /* init pit to level 4 and vector 28 */
    vector_init();      /* call interrupt init and enable */
    s_data = FALSE;    /* no data to send */
}

master_init(){
    tx_hs();
    port.data = RESYNC;
    tx_hs();
    port.data = EOM;
    tx_hs();
    if(port.data == ACKSYN){
        error = 0
        token = TRUE;
    }
    else{
        error = 1;
    }
    return(error);
}

pio_write(){
    int i;

    port.data = XFER;
    tx_hs();
    port.data = pio_out.len;
    tx_hs();
    for(i=0; i<(pio_out.len); i++){
        port.data = pio_out.data[i];
        tx_hs();
    }
    port.data = EOM;
    tx_hs();

    token = FALSE;
}

pio_read(){
    int index,count;
    if(!port.hs){
        if(!port.data == XFER){
            tx_hs();
            pio_in.len = port.data;
            count = pio_in.len;
            while(index < count){
                tx_hs();
                pio_in.data[index] = port.data;
                index++;
            }
        }
        tx_hs();
        token = TRUE;
    }
}

t_token(){
    port.data = NULL_TOKEN;
    tx_hs();
    port.data = EOM;
    tx_hs();

    token = FALSE;
}

```

```

tx_hs(){
    while(port.hs) ;
}
data_init(){
    int i;
    pio_out.len = 5;
    for(i=0; i<=MAX-1; i++){
        pio_out.data[i] = 0x41 + i;
    }
}
/*
**the following routine is an interrupt service routine
*/
_IH void pit(){
    if(s_data){
        pio_write();
        pio_out.len = 0;
        pio_read(); /* t_token always followed by read */
        s_data = FALSE; /* no data to send */
    }
    else {
        t_token();
        pio_read(); /* t_token always followed by read */
        display();
    }
}
display(){
    if(pio_in.len != 0){
        for(index=0;index<pio_in.len;index++){
            putchar(pio_in.data[index],stdout);
        }
        pio_in.len = 0; /* clear length byte */
    }
}

```

Exhibit B

```

/*
** Filename: neuron.h
** neuron definition file for parallel i/o interface
** Version: 1.0
*/

#define ACKSYN 0x07
#define EOM 0x00
#define HSMASK 0x01
#define NUL_TOKEN 0x00
#define RESYNC 0x5a
#define XFER 0x01

struct neuron {
    unsigned char data;
    unsigned      :7 ;
    unsigned hs   :1 ;
} ;

```

Exhibit C

```
/*
** Filename: m332sim.h
** definition file for MC68332 Systems Integration Module (SIM)
** Version: 1.0
*/

#define CSOPT2 0x5b30
#define CSOPT3 0x7830
#define CSOPT4 0x7b30
#define PORT8 0x2000

#define M500SEC 0x0108 /* value for pitr of 500 msec */
#define M125SEC 0x0102 /* value for pitr of 125 msec */
#define M62SEC 0x0101 /* value for pitr of 62 msec */
#define M32SEC 0x00ff /* value for pitr of 32 msec */

struct sim{
    int picr;
    int pitr;
    int swsr;
    int unused_1;
    int tstmsra;
    int tstmsrb;
    int tstsca;
    int tstrc;
    int creg;
    int dreg;
    int unused_2;
    int unused_3;
    int cspdr;
    int unused_4;
    int unused_5; /* not in book */
    int unused_6; /* not in book */
    int unused_7; /* not in book */
    int cspar0;
    int cspar1;
    int csbarbt;
    int csorbt;
    int csbar0;
    int csor0;
    int csbar1;
    int csor1;
    int csbar2;
    int csor2;
    int csbar3;
    int csor3;
    int csbar4;
    int csor4;
    int csbar5;
    int csor5;
    int csbar6;
    int csor6;
    int csbar7;
    int csor7;
    int csbar8;
    int csor8;
    int csbar9;
    int csor9;
    int csbar10;
    int csor10;
};
```

Exhibit D

```
LOCATE (S_mcsim : #FFFA22) ;  
LOCATE (S_port : #20000) ;  
LOCATE (init : #5000) ;  
LOCATE (code : AFTER #5000) ;  
LOCATE (data : #4f00) ;
```

Exhibit E

```
rem 332.bat  
rem  
c68332 332.c -p -l -ia -i -err error1  
llink 332.ol _L \itools\rtl原因\lib332\lib\lib332 -c 332.lc -o -err error  
form 332.ab -ec usep isep
```

Exhibit F

```
// slave.nc

IO_0 parallel_slave_b_parallel_bus;

#define MAX_IN 21           //maximum length of input data expected
#define OUT_LEN 7          //output length can be equal to or less than the max
#define MAX_OUT 13         //maximum array length

typedef struct {
    unsigned int len;
    unsigned int buffer [MAX_IN];
}parallel_in;

unsigned int i;
parallel_in p_in, p_out;

network output char nv_status;
network output parallel_in nv_data_out;
network input parallel_in nv_data_in;

when (reset){
    nv_status = 'R';      // indicate slave in resync
}

when(io_out_ready(parallel_bus)){
    io_out(parallel_bus,&p_out);
}

when(io_in_ready(parallel_bus)){
    p_in.len=MAX_IN;
    io_in(parallel_bus,&p_in);

    for(i=0;i<MAX_IN;i++) nv_data_out.buffer[i] = p_in.buffer[i];
    nv_data_out.len = p_in.len;
}

when (nv_update_occurs(nv_data_in)){
    for(i=0;i<MAX_IN;i++) p_out.buffer[i] = nv_data_in.buffer[i];
    p_out.len = nv_data_in.len;

    io_out_request(parallel_bus);
}
```

Exhibit G

```
// aux_node.nc

IO_1 output oneshot clock(7) led;
IO_3 input bit right_switch;
IO_7 input bit left_switch;

#define MAX_IN 20
#define OUT_LEN 7

typedef struct {
    unsigned int len;
    unsigned int buffer[MAX_IN];
}parallel_in;

network input char nv_status_in;
network input parallel_in nv_data_in;
network output parallel_in nv_data_out;

unsigned int i;
parallel_in string_in, string_in_aux, string_out;

when(nv_update_occurs(nv_status_in)){
    io_out(led,10000);
}

when(nv_update_occurs(nv_data_in)){
    string_out.len = nv_data_in.len;
    for(i=0; i<MAX_IN; i++)string_out.buffer[i] = nv_data_in.buffer[i];
    io_out(led,10000);
}

when(io_changes(right_switch) to 0){
    nv_data_out.len = string_in.len;
    for(i=0; i<MAX_IN; i++)nv_data_out.buffer[i] = string_in.buffer[i];
    io_out (led,10000);
}

when(io_changes(left_switch) to 0){
    nv_data_out.len = string_in_aux.len;
    for(i=0; i<MAX_IN; i++)nv_data_out.buffer[i] = string_in_aux.buffer[i];
    io_out(led,10000);
}

when(wink)
when(reset){
    io_out(led,10000);
    string_in.len = 6;
    memcpy(string_in.buffer, "RIGHT\n",6);
    string_in_aux.len = 5;
    memcpy(string_in_aux.buffer, "LEFT\n",5);
}
```



Programmable Peripheral

Interfacing the PSD3XX to the MC143150

INTRODUCTION

Interfacing the PSD3XX to the MC143150 can increase the capability of the MC143150 without significantly increasing the board space and power consumption. The PSD3XX enhances the capabilities of the MC143150 by increasing both its I/O capability and memory capability. By using the PSD3XX, the I/O port capability can be expanded from 11 to 21 I/O ports. This two chip solution will also give the user up to 128 Kbytes of EPROM with built-in paging logic, 2 Kbytes of SRAM, and programmable logic for address decoding and integration of any glue logic. This application note describes the process of interfacing the PSD3XX to the MC143150.

The PSD311/311L is the 256K version and is not recommended for use with the MC143150. This document recommends: PSD312, PSD312L, PSD313, and PSD313L. The PSD312/312L and PSD313/313L contain 512K bits and 1M bits, respectively.

A TYPICAL MC143150 DESIGN

Figure 1 shows a typical MC143150 node design before and after the use of a PSD3XX. The Before design includes an EPROM, SRAM, decoder to generate external chip selects, and an I/O port. For applications where space is critical, this implementation may be unacceptable. In the MC143150, memory locations E800 through FFFF are reserved for internal use. All external memory must be mapped from 0000 to E7FF. In order to take advantage of the full memory space, an external address decoder to the external memory devices must be incorporated. The After drawing shows a simpler, smaller design.

MC143150 AND THE EXTERNAL MEMORY INTERFACE

The MC143150 provides an external memory bus to permit expansion of memory up to 58 Kbytes beyond the 512 Kbytes of EEPROM and 2 Kbytes of RAM resident on the chip. The MC143150 requires 16 Kbytes of external non-volatile memory to store its firmware. The remaining 42 Kbytes of external memory are available for user application program and data.

Assessing Memory Requirements

LONWORKS[®] networks nodes based on the MC143150 use a combination of three different types of memory:

- Non-Volatile Memory for Neuron[®] Chip Firmware and, Optionally, Application Code
- Electrically Rewriteable Non-Volatile Memory for Network and Application Code and Data
- Read/Write Memory for Packet Buffering, or, Optionally, Application Code and Data

A LONWORKS application node may include the external memory types described above by partitioning the available 58-Kbyte memory space into three distinct regions aligned on 256-byte page boundaries. The different memory types do not need to map to contiguous address space. However, the LonBuilder[®] Neuron C compiler enforces the ordering of the types of memory to be ROM/EPROM first, EEPROM second, and finally RAM. The Neuron C compiler and LonBuilder linker locate parts of an application in appropriate memory regions (see Chapter 6 of the *Neuron C Programmer's Guide*).

Memory Interface Logical Description

Figure 2 shows the memory map of the MC143150. Memory locations from 0 to E7FF are external to the MC143150. Access to this memory is through an external memory bus consisting of 8 bidirectional three-state data lines, 16 unidirectional address lines driven by the MC143150, and 2 control lines.

The two control lines used for the external memory interface are:

\bar{E} — Enable Clock

This output is a strobe driven by the MC143150 to synchronize the external bus. Its frequency is one-half that of the input clock or crystal. \bar{E} is low during the second half of the memory cycle, which indicates that the MC143150 is actively reading or writing data. During write cycles, the MC143150 drives the new data onto the data bus during the time \bar{E} is low. During read cycles, the MC143150 clocks in the external data on the transition of \bar{E} .

R/\bar{W} — Read/Write

This output indicates the direction of the data bus. It is set by the MC143150 to high during a Read cycle, and low on a Write cycle. R/\bar{W} changes state during the time \bar{E} is high, and is stable during the time \bar{E} is low.

See the section on Special Timing Considerations for more information on the MC143150 memory interface requirements.

Echelon, LON, LonBuilder, LonManager, LonTalk, LonUsers, LONWORKS, Neuron, 3120, 3150, and NodeBuilder are registered trademarks of Echelon Corporation.

LonLink, LonMaker, LONMARK, LONews, and LonSupport are trademarks of Echelon Corporation.




Figure 1. Before and After Interfacing to the WSI PSD3XX




Figure 2. The MC143150 Memory Map

PSD3XX ARCHITECTURE

The PSD3XX integrates high-performance, user-configurable blocks of EPROM, SRAM, and programmable logic technology to provide a single chip microcontroller interface. The major functional blocks as shown in Figure 3 include two programmable logic arrays, Programmable Address Decoder (PAD A and PAD B), 256K bits to 1M bits of EPROM, 16K bits of SRAM, input latches, and output ports. The PSD3XX is ideal for applications requiring high performance, low power, and very small form factors.

The PSD3XX offers a unique single-chip solution for users of the MC143150 that need more memory-mapped I/O, larger EPROM and SRAM size, external chip selects, and programmable logic. Table 1 summarizes the PSD3XX devices that can interface to the MC143150. The PSD3XXL devices can operate down to 3.0 V for low power applications.

As shown in Figure 4, WSI's PSD3XX can efficiently interface with, and enhance, the MC143150. This is the first solution that provides the MC143150 with port expansion, page logic, two programmable logic arrays (PAD A and PAD B), 256K bits to 1M bits of EPROM, and 16K bits of SRAM on a single chip. The PSD3XX does not require any glue logic for interfacing to the MC143150.

The PSD3XX on-chip PAD A enables the user to map the I/O ports, eight segments of EPROM (8K x 8 each), and SRAM (2K x 8) anywhere in the address space of the MC143150. PAD B can implement up to four sum-of-product expressions based on address inputs, control signals, and other external input signals.

The Page Register extends the accessible address space of the MC143150 from 64 Kbytes to 1 Mbytes. There are 16 pages that can serve as base address inputs to the PAD, thereby enlarging the address space of the MC143150 by a factor of 16. Paging is not supported by the Neuron Chip firmware or LonBuilder tools and must therefore be managed entirely by the application program.

Figure 4 shows how to interface the PSD312 or PSD313 to the MC143150. The PSD3XX is operated in the non-multiplexed address/data mode with 8-bit data bus. The low-order address/data bus (AD0/A0 – AD7/A7) is the low-order address input bus. The high-order address/data bus (A8 – A15) is the high-order address bus byte. Port A is the low-order data bus. External logic is required to interface with the PSD311. Therefore, it is recommended that the PSD312 or PSD313 be used.

Programmable Address Decoder (PAD)

The PSD3XX consists of two programmable arrays referred to as PAD A and PAD B. PAD A is used to generate chip select signals derived from the input address to the internal EPROM blocks, SRAM, and I/O ports.

PAD B can be used to extend the decoding to select external devices or as a random logic replacement. The input bus to both PAD A and PAD B is the same. Using WSI's MAPLE software, each programmable bit in the PAD's array can have one of three logic states of 0, 1, and don't care (X). In a user's logic design, both PADs can share the same inputs using the X for input signals that are not supposed to affect other functions. The PADs use reprogrammable CMOS EPROM technology and can be programmed and erased by the user. Figure 5 shows the PSD3XX PAD description.





Figure 3. PSD3XX Architecture

Table 1. PSD3XX Devices


Device	I/O Ports	EPROM (Bits)	SRAM (Bits)	Data Path (Bits)	Supply Voltage
PSD312	19	512K	16K	8	5 V
PSD312L	19	512K	16K	8	3 V – 5 V
PSD313	19	1024K	16K	8	5 V
PSD313L	19	1024K	16K	8	3 V – 5 V



NOTE: Integrating the PSD312 to the MC143150 adds:

- 10 Chip Selects or Data I/O Ports (in addition to the 11 I/O on the MC143150).
- 64 Kbytes of EPROM (expandable to 128 Kbytes).
- 2 Kbytes of SRAM.
- All Decode Logic for External Chip Selects and Internal Memory.

Figure 4. Interfacing the PSD312 to the MC143150



NOTES:

1. CSI is a power-down signal. When high, the PAD is in stand-by mode and all its outputs become non-active.
2. RESET deselects all PAD output signals.
3. A₁₈, A₁₇, and A₁₆ are internally multiplexed with $\overline{CS10}$, $\overline{CS9}$, and $\overline{CS8}$, respectively. Either A₁₈ or CS₁₀, A₁₇ or CS₉, and A₁₆ or CS₈ can be routed to the external pins of Port C. Port C can be configured as either input or output.

Figure 5. PSD3XX PAD Description


Port Functions

The PSD3XX has three I/O ports (Port A, B, and C) that are configurable at the bit level.

Port A — When interfacing to the MC143150, Port A is used for the lower-order data bus.

Port B — The default configuration of Port B is I/O. In this mode, every pin can be set as an input or output by writing into the respective pin's direction flip flop (DIR FF, in Figure 6). As an output, the pin level can be controlled by writing into the

respective pin's data flip flop (DFF, in Figure 6). When DIR FF = 1, the pin is configured as an output. When DIR FF = 0, the pin is configured as an input. The controller can read the DIR FF bits by accessing the READ DIR register; it can read the DFF bits by accessing the READ DATA register. Port B pin level can be read by accessing the READ PIN register. Individual pins can be configured as CMOS or open drain outputs. Open drain pins require external pull-up resistors. For addressing information, refer to Table 2.



*CMOS/OD determines whether the output is open drain or CMOS.

Figure 6. Port B Pin Structure

Table 2. I/O Port Addresses in an 8-Bit Data Bus Mode

Register Name	Byte Size Access of the I/O Port Registers Offset from the CSIOPORT
Pin Register of Port A	+ 2 (accessible during read operation only)
Direction Register of Port A	+ 4
Data Register of Port A	+ 6
Pin Register of Port B	+ 3 (accessible during read operation only)
Direction Register of Port B	+ 5
Data Register of Port B	+ 7


Alternatively, each bit of Port B can be configured to provide a chip-select output signal from PAD B, PB0 – PB7 can provide $\overline{CS0} - \overline{CS7}$, respectively. Each of the signals $\overline{CS0} - \overline{CS3}$ is comprised of four product terms. Thus, up to four ANDed expressions can be ORed while deriving any of these signals. Each of the signals $\overline{CS4} - \overline{CS7}$ is comprised of two product terms. Thus, up to two ANDed expressions can be ORed while deriving any of these signals.

Accessing the I/O Port — Table 2 shows the offset values with the respect to the base address defined by the CSIOPORT. They let the user access the corresponding registers.

Port C in all Modes — Each pin of Port C (shown in Figure 7) can be configured as an input to PAD A and PAD B or output from PAD B. As inputs, the pins are named

A16 – A18. Although the pins are given names of the high-order address bus, they can be used for any other address lines or logic inputs to PAD A and PAD B. For example, A8 – A10 can also be connected to those pins, improving the boundaries of $\overline{CS0} - \overline{CS7}$ resolution to 256 bytes. As inputs, they can be individually configured to be logic or address inputs. A logic input uses the PAD only for Boolean equations that are implemented in any or all of the $\overline{CS0} - \overline{CS10}$ PAD B outputs. Port C addresses can be programmed to latch the inputs by the trailing edge ALE or to be transparent.

Alternatively, PC0 – PC2 can become $\overline{CS8} - \overline{CS10}$ outputs, respectively, providing the user with more external chip-select PAD outputs. Each of the signals $\overline{CS8} - \overline{CS10}$ is comprised of one product term.



*The CADDHLT configuration bit determines if A18 – A16 are transparent via the latch, or if they must be latched by the trailing edge of the ALE strobe.

Figure 7. Port C Structure

EPROM

The PSD3XX has 256K bits to 1M bits of EPROM and is organized from 32K x 8 to 128K x 8. The EPROM has eight banks of memory. Each bank can be placed in any address location by programming the PAD. Bank0 – Bank7 can be selected by PAD outputs ES0 – ES7, respectively. The EPROM banks are organized from 4K x 8 to 16K x 8.

SRAM

The PSD3XX has 16K bits of SRAM and is organized as 2K x 8. The SRAM is selected by the RS0 output of the PAD.

Control Signals

The PSD3XX control signals are \overline{WR} or R/\overline{W} , $\overline{RD}/E/\overline{DS}$, ALE, \overline{PSEN} , RESET, and A19/ \overline{CSI} . Each of these signals can be configured to meet the output control signal requirements of the MC143150.

\overline{WR} or R/\overline{W} — The \overline{WR} or R/\overline{W} pin is configured as R/\overline{W} . This pin works with the \overline{DS} strobe of the $\overline{RD}/E/\overline{DS}$ pin. When R/\overline{W} is high, an active low signal on the \overline{DS} pin performs a read operation. When R/\overline{W} is low, an active low signal on the \overline{DS} pin performs a write operation.

$\overline{RD}/E/\overline{DS}$ — The $\overline{RD}/E/\overline{DS}$ pin is configured as \overline{DS} . This pin works with the R/\overline{W} signal as an active low data strobe signal. As \overline{DS} , the R/\overline{W} defines the mode of operation (Read or Write). The \overline{DS} feature is not available on the PSD311 and PSD301. On those devices, the E input must be used. Also on those devices, to generate to correct polarity, an external inverter must be used. *To minimize board space and to meet critical timing requirements, it is recommended to use the PSD312 or PSD313 with the MC143150.*

ALE — To prevent a timing violation with the Address Hold time, the ALE input pin is used to latch the address into the PSD3XX. As shown in Figure 4, PC0 output signal from Port C on the PSD3XX is connected to the ALE input to the PSD3XX. The PC0 output signal is a delayed version of the \overline{E} signal from the MC143150. Further information on this special timing condition is discussed after Figure 9.

\overline{PSEN} — The \overline{PSEN} signal is not used with the MC143150 and therefore must be connected to V_{CC} .

RESET — This is an asynchronous input pin that clears and initializes the PSD3XX/3XXL. On the PSD3XX, reset polarity is programmable (active low or active high). Whenever the PSD3XX reset input is driven active for at least 100 ns, the chip is reset. On the PSD3XXL, reset is a low signal only. This device is reset and operational only after the reset input is driven low for at least 500 ns followed by another 500 ns period after the reset becomes high. In either device, the part is not automatically reset internally during boot-up and an external reset procedure is recommended for best results. Tables 3 and 4 indicate the state of the part during and after reset.

A19/ \overline{CSI} — When configured as \overline{CSI} , a high on this pin deselects and powers down the chip. A low on this pin puts the chip in normal operational mode. For PSD3XX states during the power-down mode, see Tables 5 and 6, and Figure 8. The contents of the SRAM is preserved during the power-down mode. There is an Application Note on the Power-Down Mode in the Programmable Peripherals Design and Applications Handbook from WSI.

In A19 mode, the pin is an additional input to the PAD. It can be used as an address line or as a general-purpose logic input. A19 can be configured as ALE dependent or as transparent input. In this mode, the chip is always enabled.

Table 3. Signal States During and After Reset

Signal	Configuration Mode	Condition
AD0/A0 – AD7/A7	All	Input
A8 – A15	All	Input
PA0 – PA7 (Port A)	I/O Tracking AD0/A0 – AD7 Address outputs A0 – A7	Input Input Low
PB0 – PB7 (Port B)	I/O $\overline{CS7}$ – $\overline{CS0}$ CMOS outputs $\overline{CS7}$ – $\overline{CS0}$ open drain outputs	Input High Three-Stated
PC0 – PC2 (Port C)	Address inputs A16 – A18 $\overline{CS8}$ – $\overline{CS10}$ CMOS outputs	Input High

Table 4. Internal States During and After Reset

Component	Signals	Contents
PAD	$\overline{CS0}$ – $\overline{CS10}$	All = 1*
	CSADIN, CSADOUT1 CSADOUT2, CSIOPORT, RS0, ES0 – ES7	All = 0*
Data Register A	N/A	0
Direction Register A	N/A	0
Data Register B	N/A	0
Direction Register B	N/A	0


* All PAD outputs are in a non-active state.

Table 5. Signal States During Power-Down Mode

Signal	Configuration Mode	Condition
AD0/A0 – AD7/A7	All	Input
A8 – A15	All	Input
PA0 – PA7	I/O Tracking AD0/A0 – AD7 Address outputs A0 – A7	Unchanged Input All 1s
PB0 – PB7	I/O $\overline{CS7} - \overline{CS0}$ CMOS outputs $\overline{CS7} - \overline{CS0}$ open drain outputs	Unchanged All 1s Three-States
PC0 – PC2	Address inputs A16 – A18 $\overline{CS8} - \overline{CS10}$ CMOS outputs	Input All 1s

Table 6. Internal States During Power Down

Component	Signals	Contents
PAD	$\overline{CS0} - \overline{CS10}$	All 1s (Deselected)
	CSADIN, CSADOUT1, CSADOUT2, CSIOPORT, RS0, ES0 – ES7	All 0s (Deselected)
Data Register A	N/A	All Unchanged
Direction Register A	N/A	
Data Register B	N/A	
Direction Register B	N/A	



*The CADDHLT configuration bit determines if A19 – A16 are transparent via the latch, or if they must be latched by the trailing edge of the ALE strobe.

Figure 8. A19/CSI Cell Structure

PAGE REGISTER

The page register consists of four flip flops, which can be read from, or written to, through the I/O address space (CSIOPORT). The page register is connected to the D3 – D0 lines. The Page Register address is CSIOPORT + 18H. The page register outputs are P3 – P0, which are fed into the PAD. This enables the host microcontroller to enlarge its address space by a factor of 16 (there can be a maximum of 16 pages). See Figure 9. There is an Application Note from WSI that discusses how to use the Paging Register (see References). Because of the flexibility of the programmable logic in the PSD3XX, some blocks of EPROM can be common to each page while other blocks of EPROM can be unique to each page. The SRAM and I/O ports can be programmed to be either common to all pages or unique to a specific page. Since the paging logic is transparent to the MC143150, the Neuron C application program running on the MC143150 must be designed to use this feature.

SECURITY MODE

The Security Mode in the PSD3XX locks the contents of the PAD A, PAD B, and all the configuration bits. The EPROM, SRAM, and I/O contents can be accessed only through the PAD. The Security Mode can be set by the MAPLE or Programming software. In the window packages, the mode is erasable through UV full part erasure. In the security mode, the PSD3XX contents can not be copied on a programmer. Because the high integration of the address decoding, eight

blocks of EPROM, and SRAM, it is difficult to copy the contents of the EPROM in-circuit. The SRAM can be mapped dynamically over the EPROM, protecting the contents of the EPROM. The internal page register can be used to map different EPROM blocks onto different pages. This would make it difficult for someone to externally sequence through the address space and capture the code on the MCU bus with a logic analyzer. Because of the flexibility of the PSD3XX, other protection schemes are possible to protect the contents of the EPROM along with the configuration of the PSD3XX from being copied.

SPECIAL TIMING CONSIDERATIONS

When interfacing the PSD3XX to the MC143150, a potential Address Hold time violation may occur (t_{AH} in Figure 10). The minimum Address Hold Time requirement of the PSD3XX is 15 ns. The maximum Address Hold Time of the MC143150 is 7 ns. To prevent this timing violation from occurring under worst case conditions, the \bar{E} signal from the MC143150 is delayed through the PSD3XX and connected to the ALE input as shown in Figure 4. The \bar{E} signal is connected to the \overline{DS} input on the PSD3XX. This input is also used as a logic input to the PAD. The \bar{E} signal is delayed for 15 ns by feeding it through the internal PAD, and out PC0. PC0 is connected to the ALE input in order to latch and hold the address input and meet the internal Address Hold time requirement in the PSD3XX.





Figure 9. Page Register

Figure 10. MC143150 Memory Interface Timing Diagram



DEVELOPMENT PROCESS

The PSD3XX features a complete set of System Development Tools. These tools provide an integrated, easy-to-use software and hardware environment to support PSD3XX device development. To run these tools requires an IBM-XT, -AT, or compatible computer, MS-DOS 3.1 or higher, 640 Kbyte RAM, and a hard disk.

The configuration of the PSD3XX device is entered using MAPLE software. The MAPLE output listing of a PSD312 configured to interface to the MC143150 is shown on the next few pages. Once the PSD3XX is configured, the configuration information along with the EPROM code is compiled into one file with an ".obj" extension. This file is used to program a PSD3XX device on WSI's MagicPro Programmer or on a third party programmer that supports the PSD3XX.

As shown on the MAPLE output listing "echelon.sv1:"

PSD Selected:

PSD312

Bus Interface:

Non-multiplexed bus, 8-bit, with $R\bar{W}$ and \bar{DS} , signals.

Port A:

PA7 – PA0 are used as the data bus interface (D7 – D0) on the MC143150.

Port B:

PB7 – PB0 can be used as Data I/O or Chip Selects. Each pin can be individually configured.

Port C:

PC2 – PC1 can be configured as Logic inputs, or Chip Select outputs. PC0 is used as a Chip Select output and is connected to the ALE input on the PSD3XX. The Chip Select equation is $\bar{CS8} = \bar{DS}$. The E signal is only delayed through the PAD. The logic of this signal is not changed.

The PSD312 contains 64K x 8 of EPROM but only 54 Kbytes are used. The SRAM (RSO) and I/O Ports (CSP) can be mapped over the EPROM. The portion of EPROM that overlaps the SRAM and I/O Ports can not be used. Table 7 shows the defined Memory Map in this example.

Note that the upper 2 Kbytes of EPROM Block (ES6) is mapped in the same address space as the I/O Ports (in the range of D800 – DFFF). Because of the overlap, the portion of EPROM from D800 – DFFF can not be accessed.

The MC143150's memory map is defined through the Memory Properties screen of the LonBuilder Software. The amount of each type of memory used, ROM, EEPROM, RAM, and memory-mapped I/O is entered in this screen so that they match the actual external memory connected to the MC143150. The values for this example entered into the Memory Properties screen are shown in Table 8. Refer to the *LonBuilder User's Guide* for more information.

Table 7. Memory Map Example

Address Range	Size (Bytes)	Memory Type	Physical Location
0 – D7FF	54K	EPROM	PSD312
D800 – DFFF	2K	Memory-Mapped I/O	PSD312
E000 – E7FF	2K	SRAM	PSD312
E800 – EFFF	2K	RAM	MC143150
F000 – F1FF	0.5K	EEPROM	MC143150
F200 – FBFF	2.5K	Reserved	MC143150
FC00 – FFFF	1K	Memory-Mapped I/O and Reserved	MC143150

Table 8. Memory Properties Screen of the LonBuilder

Memory Type	Number of Pages	Start Address	End Address
ROM	215	0000	D7FF
EEPROM	0	—	—
RAM	8	E000	E7FF
I/O	8	D800	DFFF

MAPLE OUTPUT LISTING

```

***** MAPLE 5.10 *****
PSD PART USED: PSD312
*****PROJECT INFORMATION*****
Project Name      : = Echelon WSI Integration
Your Name        : = Dan Friedman
Date             : = 10/8/92
Host Processor   : = 3150
*****
*****ALIASES*****
*****
*****GLOBAL CONFIGURATION*****
Address/Data Mode : NM
Data Bus Size     : 8
Reset Polarity    : LO
Security          : OFF
AS Polarity       : HI
A15-A0 AS dependent (Y) or Transparent (N) :Y
Are you using PSEN ? (Y/N) :N
*****
*****READ WRITE CONTROL*****
R/(/W) and /DS
*****
*****Port A CONFIGURATION*****
Port A is Data Bus D0-D7
*****PORT B CONFIGURATION*****
Pin   CS/IO   CMOS/OD
PB0   IO     CMOS
PB1   IO     CMOS
PB2   IO     CMOS
PB3   IO     CMOS
PB4   IO     CMOS
PB5   IO     CMOS
PB6   IO     CMOS
PB7   IO     CMOS
*****
*****PORT B CHIP SELECT EQUATIONS*****
*****PORT C CONFIGURATION*****
Pin   CS/Ai   LOGIC/ADDR
PC0   CS8
PC1   CS9
PC2   CS10
A19   CSI
*****
*****PORT C CHIP SELECT EQUATIONS*****
/CS8 = /(DS)
*****ADDRESS MAP*****
      A  A  A  A  A  A  A  A  A  SEGMT  SEGMT  FILE  FILE  File Name
      19 18 17 16 15 14 13 12 11  STRT  STOP  STRT  STOP
ES0   N  N  N  N  0  0  0  N  N    0    1fff  0    1fff  ECH_TEST.HEX
ES1   N  N  N  N  0  0  1  N  N   2000  3fff  2000  3fff  ECH_TEST.HEX
ES2   N  N  N  N  0  1  0  N  N   4000  5fff  4000  5fff  ECH_TEST.HEX
ES3   N  N  N  N  0  1  1  N  N   6000  7fff  6000  7fff  ECH_TEST.HEX
ES4   N  N  N  N  1  0  0  N  N   8000  9fff  8000  9fff  ECH_TEST.HEX
ES5   N  N  N  N  1  0  1  N  N   a000  bfff  a000  bfff  ECH_TEST.HEX
ES6   N  N  N  N  1  1  0  N  N   c000  dfff  c000  dfff  ECH_TEST.HEX
ES7   N  N  N  N  N  N  N  N  N
RS0   N  N  N  N  1  1  1  0  0   e000  e7ff  N/A   N/A   N/A
CSP   N  N  N  N  1  1  0  1  1   d800  dfff  N/A   N/A   N/A
*****END*****

```

*****ADDRESS MAP (EQUATIONS)*****

ES0 = /A15 * /A14 * /A13
 ES1 = /A15 * /A14 * A13
 ES2 = /A15 * A14 * /A13
 ES3 = /A15 * A14 * A13
 ES4 = A15 * /A14 * /A13
 ES5 = A15 * /A14 * A13
 ES6 = A15 * A14 * /A13
 RS0 = A15 * A14 * A13 * /A12 * /A11
 CSP = A15 * A14 * /A13 * A12 * A11

*****ADDRESSES OF I/O PORTS*****

Direction Register of Port A : D804
 Data Register of Port A : D806
 Pin Register of Port B : D803
 Direction Register of Port B : D805
 Data Register of Port B : D807
 Page Register : D818

*****CONFIGURATION BITS*****

CDATA=	0	CADDRDAT	=	0
CA19/(/CSI)=	0	CALE	=	0
CRESET =	0	(/COMB)/SEP)=	=	0
CPAF2 =	0	CADDHLT	=	0
CSECURITY =	0	CLOT	=	1
CRRWR =	1	CEDS	=	1
CADLOG19 =	0			
CPAF1[0] =	1	CPACOD[0]	=	0
CPAF1[1] =	1	CPACOD[1]	=	0
CPAF1[2] =	1	CPACOD[2]	=	0
CPAF1[3] =	1	CPACOD[3]	=	0
CPAF1[4] =	1	CPACOD[4]	=	0
CPAF1[5] =	1	CPACOD[5]	=	0
CPAF1[6] =	1	CPACOD[6]	=	0
CPAF1[7] =	1	CPACOD[7]	=	0
CPBF[0] =	1	CPBCOD[0]	=	0
CPBF[1] =	1	CPBCOD[1]	=	0
CPBF[2] =	1	CPBCOD[2]	=	0
CPBF[3] =	1	CPBCOD[3]	=	0
CPBF[4] =	1	CPBCOD[4]	=	0
CPBF[5] =	1	CPBCOD[5]	=	0
CPBF[6] =	1	CPBCOD[6]	=	0
CPBF[7] =	1	CPBCOD[7]	=	0
CPCF[0] =	1	CPCF[1]	=	1
CPCF[2] =	1			
CADLOG[0] =	0	CADLOG[1]	=	0
CADLOG[2] =	0			

REFERENCES

WSI, *Programmable Peripherals Design and Applications Handbook*, 1992.

Jeff Miller, *Using Memory Paging with the PSD3xx*, Programmable Peripheral Application Note 015.

Echelon, *Neuron Chip Data Book*.

Echelon, *Neuron C Programmer's Guide*, 29300.

Echelon, *Neuron 3150 Chip External Memory Interface*, LONWORKS Engineering Bulletin, January 1995.

Echelon, *LonBuilder User's Guide*, 29200.

Echelon, *LONWORKS Custom Node Development and Engineering Bulletin*, 005-0024-01.

Motorola, *LonWorks Device Data Book*, DL159/D.

This application note is reprinted here with the permission of WSI, 47280 Kato Rd., Fremont, CA 94538-7333.

Phone: 510-656-5400

Low Cost PC Interface to LONWORKS[®]-Based Nodes

With the availability of low cost PCs and software it is possible to create a professional, low-cost, high-quality user interface on a PC to monitor or control a LONWORKS network. To show one possible method of doing this, an application was made connecting a PC to Motorola's Heating Venting Air Conditioning (HVAC) briefcase demo. Motorola's HVAC briefcase demo consists of six nodes (three Neuron[®] nodes, and three display nodes): one smart setback thermostat with LCD display, one compressor node with an LED display, and a fan node with an LED scroll display. The setback thermostat node with LCD display contains a real-time clock, temperature sensor, and keypad.

This application will show how it is possible to develop a low-cost controller/monitor on a PC. In addition, the Neuron C code and EIA-232 connections connecting a Neuron Chip to a PC are shown.

The HVAC demo can function as a stand alone demo, or be controlled through a PC. The setback thermostat can be programmed through a keypad to set a temperature setpoint to turn on the compressor and fan. In addition, a PC can be connected through an optional Neuron Chip-based board to display and even control the setback thermostat. Figure 1 shows a block diagram of the complete system. Figure 2 shows a more detailed diagram.

The six major building blocks of this system consist of:

1. PC
2. PC application
3. PC interface to a LONWORKS network
4. PC interface application

5. LONWORKS nodes

6. LONWORKS applications

PC AND PC APPLICATION

In this application a PC was used, but a similar approach can be used with a Macintosh as well as other computers. The PC application used was Microsoft's Visual Basic[®]. Visual Basic is an object oriented programming language with the capability to display event-driven graphics. Visual Basic is similar in a lot of ways to how a Neuron C program works. When an event becomes true, Visual Basic code behind an graphic object is executed. A sequencer polls each object to determine when it is true. Visual Basic v3.0 supports EIA-232 communications, making it easy to connect to a Neuron Chip.

Visual Basic is an extremely powerful, easy to use graphical programming language supporting Dynamic Data Exchange (DDE), Dynamic Link Libraries (DLL), and Object Linking and Embedding (OLE). Visual Basic has the capability to exchange data with other Windows programs that support DDE, such as a spreadsheet, database, or graphics program. DLLs are libraries, written by other people or by yourself, that your program can call. It is analogous to calling a Neuron C object code function written by someone else. OLE is a method through which Windows applications can use each others' resources. For example, a Visual Basic program can have data presented inside the program as though Excel is running inside it. Visual Basic is available in DOS and Windows versions. In this application, the Visual Basic Windows version was used.




Figure 1. HVAC Demo Block Diagram with PC

Echelon, LON, LonBuilder, LonManager, LonTalk, LonUsers, LONWORKS, Neuron, 3120, 3150, and NodeBuilder are registered trademarks of Echelon Corporation.

LonLink, LonMaker, LONMARK, LONews, and LonSupport are trademarks of Echelon Corporation.

All brand names and product names appearing in this document are registered trademarks or trademarks of their respective holders.




Figure 2. HVAC Block Diagram with PC

BASIC OPERATION

As shown in Figure 3, the Visual Basic application displays a picture of a keypad similar to the one used in the stand-alone HVAC demo. The user can set the time and temperature setpoint for activation of the fan and compressor. The current setpoint can also be displayed. When neither the

current setpoint nor the time or temperature setpoint is being displayed, the display defaults to the HVAC's time and temperature. Pressing the keypad in the Visual Basic application is the same as pressing the keys in the HVAC demo.




Figure 3. Visual Basic Application User Interface

PC INTERFACE TO A LONWORKS NETWORK

The PC interface to the LONWORKS network consists of a Neuron Chip communicating through its serial port to the PC. The Neuron Chip supports only half-duplex. The communication lines of the Neuron Chip are tied to the LONWORKS network. In this case, the LONWORKS network is differential direct connect. Since the Neuron Chip supports only half-duplex, it must be waiting at an `io_in` function call before data arrives, or else it will miss the data. The PC is set up using Request to send (RTS)/Clear To Send (CTS) protocol. The Neuron Chip asserts CTS so the PC can send data if it has any.

The PC uses RTS to determine whether or not it can accept data, depending on how full its buffers are. RTS is optional in this application because the PC interface board will never fill the PC buffers. RTS will always be asserted (+12 V) by the PC.

EIA-232 signals are typically between +12 and -12 V with -12 V being the idle state. Optionally, the PC will assert RTS around +12 V, signifying it is ready to receive data. The PC can not send data out until the Neuron Chip asserts CTS which arrives at the PC around +12 V. An EIA-232 transceiver, such as Motorola's MC145407, is needed to convert the Neuron Chip's CMOS I/O to EIA-232 levels, and vice-versa. Figure 4 shows the PC-to-Neuron Chip interface connections

used in this application. The Neuron Chip interface board was designed so a standard DB9F to DB9M straight-through cable can be used.

Figure 5 shows the PC interface schematic. If RTS is used, the 47 kΩ resistor in Figure 5 keeps RTS high (+10 V) in case the PC cable gets disconnected.




Figure 4. EIA-232 Interface Connections




Figure 5. PC Interface

PC INTERFACE APPLICATION

The setback thermostat node is the brain for the stand-alone HVAC application. The PC interface application receives data from the PC. Using network variables, it tells the smart setback to set the time and temperature. On the other side, the PC interface application sends data every 250 ms to the PC; including the HVAC's time, temperature, and setpoint. The formats to/from the PC are as follows:

Neuron Chip Interface to PC Packet Format:

**<time><temperature><setpoint>
<compressor on/off><fan on/off><CR>**

where:

field	description
	start of packet
<time>: hh:mm	hh is hours, mm minutes
<temperature>	xx (in Fahrenheit)
<setpoint>	xx (in Fahrenheit)
<compressor on/off>	0: off 1: on
<fan on/off>	0: off 1: on
<CR>	carriage return

PC to Neuron ChipInterface Packet Format:

<D><command><data>

where:

field	description
<D>	start of packet
<command>	1: set time 2: set setpoint
<data>	if <command>= 1 then HHMM where HH: hours MM: minutes

if <command> = 2 then xx
where xx is 2 digit
temperature setpoint

The PC interface application file is shown at the end of this application note.

LONWORKS NODES AND LONWORKS APPLICATIONS

The LONWORKS nodes and LONWORKS applications are documented in the HVAC briefcase demo and are not covered in this application note.

CONCLUSION

It took approximately two weeks to build up the PC interface hardware, write the Neuron C code for the interface, learn Visual Basic, and write the Visual Basic code. The result was an easy to use, high-quality PC graphical user interface with application code to monitor and control a LONWORKS network, more specifically, a HVAC application.

More complex code, such as time of day functions to turn on/off the fan or air conditioner can now be performed on a PC. This will save LONWORKS node memory and time to perform these functions. A lower-cost MC143120 node might be used in place of an MC143150 node.

The advantages of this application are the low cost, power, and resources of the PC including readily available hardware and software for the PC and ease of use. MIP drivers and applications, API libraries, or more expensive PC interfaces are unnecessary.

This low-cost PC interface is not meant for a network manager or protocol analyzer. It is possible to set up the PC to do some of these functions in a limited way, such as using the PC for sending network management commands to the Neuron Chip interface. If variables are bound to the network

interface, or if the network interface polls other LONWORKS nodes, the PC can then display their values.

The Neuron Chip-to-PC interface may also be used to connect a modem and other serial devices. There are several good graphical user interfaces on the market, including Microsoft's Visual C++, National Instruments Labview, and Wonderware. These products differ significantly in cost, methodology, and learning curves. Another option is to

develop your own graphical user interface using such programs as Zinc, Borland C++, and Microsoft C++, to name a few.

To sum up, the PC can be an inexpensive way to monitor and control a LONWORKS network. Using existing PC software, a Neuron Chip can be used to interface a PC to an existing or new LONWORKS network.

SOURCE CODE FOR THE PC INTERFACE NODE

/******

Filename: pctobc.nc
Copyright Motorola, Inc

```
0.1    02/17/94    DRS    original
      03/30/94    DRS    Change so this nodes polls fan and compressor nodes
                        add polling NVcomp_state_in
                        add compress_state, fan_state
      01/11/95    DRS    documentation
```

Description: Be an interface between a PC (laptop) and briefcase demo. Will allow PC to change settings (time, temperature setpoint) on demo. Also pass info. every 500 ms from demo to PC.

Packets to PC will be in the following format:
<start><time><temperature><setpt><compressor><fan><CR>
where <start> = 'B'
 <time> = hr:mn where hr:hours, mn:minutes
 <temperature> = tt (degrees F, 0 = 99)
 <setpt> = ss (degrees F, 0 - 99)
 <compressor> = 1:on, 0:off
 <fan> = 1:on, 0:off

note: all data displayed on PC is what is sent over.
No range checking is done by the PC.

Link Memory Usage Statistics:

ROM Usage:

System Data	2	bytes
Application Code & Const Data	743	bytes
Library Code & Const Data	0	bytes
Self-Identification Data	18	bytes

Total ROM Requirement	763	bytes
Remaining ROM	15621	bytes

EEPROM Usage:(not necessarily in order of physical layout)

System Data & Parameters	74	bytes
Domain & Address Tables	20	bytes
Network Variable Config Tables	18	bytes
Application EEPROM Variables	0	bytes
Library EEPROM Variables	0	bytes
Application Code & Const Data	0	bytes
Library Code & Const Data	0	bytes

Total EEPROM Requirement	112	bytes
Remaining EEPROM	400	bytes

```

RAM Usage:(not necessarily in order of physical layout)
  System Data & Parameters          572 bytes
  Transaction Control Blocks        109 bytes
  Appl Timers & I/O Change Events    8 bytes
  Network & Application Buffers     300 bytes
  Application Ram Variables         154 bytes
  Library RAM Variables              0 bytes
  -----
  Total RAM Requirement             1143 bytes
  Remaining RAM                     905 bytes

```

required header files : control.h

Notes:

1. PCPLUS communication program and EIA232:

Set up PCPLUS on the PC the following way:

```

command      description
-----      -
pcplus<CR>   run communication program
<CR>        do this after

```

RTS is an output from the PC staying high (+12v) until the PC's buffers are full, then it goes low (-12V).

CTS is an input to the PC enabling it to transmit.

*****/

/***** Compiler directives *****/

```

#pragma scheduler_reset
#pragma enable_io_pullups

```

```

#pragma num_addr_table_entries 1
#pragma one_domain
#pragma app_buf_out_priority_count 0
#pragma net_buf_out_priority_count 0

```

```

#define timer1 100 // bring CTS low every 100 ms to check for PC data
#define max_char_from_PC 30
#define max_packet_size 60 // this # should be 2's max_char_from_PC

```

```

struct temp_time {
  unsigned int temp;
  unsigned int minutes;
  unsigned int hours;
};

```

```

struct temp_time data_out;

```

```

struct time {
  unsigned int hours;
  unsigned int minutes;
};

```

/***** Include files *****/

```

#include <control.h>

```

/***** I/O Objects *****/

```

IO_3 output bit CTS; // clear to send output
IO_2 input bit RTS; // optional request to send input
IO_8 input serial baud(4800) RXD; // read data from PC
IO_10 output serial baud(4800) TXD; // send data to PC

```

```

/***** Network Variables *****/
network input struct temp_time pctobc_temp_in;          // temperature (setback node)
network input struct temp_time pctobc_setpt_in;         // setpoint (setback node)
network input struct time NV_time_in;                  // BC time
network input boolean NVfan_state_in;                  // TRUE: fan is flashing
network input boolean NVcomp_state_in;                 // TRUE: compressor is on
network output struct temp_time bind_info(unackd)      NV_timesetpt_out;
    // send setback node time and set point data

/***** Network resource tuning pragmas *****/
// none

/***** Globals *****/
char input_buf[max_packet_size];                       // complete packet from PC
char input_buf1[max_char_from_PC];                     // Input from PC (1st time)
char input_buf2[max_char_from_PC];                     // Input from PC (2nd time)
char * buf_ptr;                                        // pointer into buffer
boolean packet_found = FALSE;                          // what looks like a good packet is not found.
boolean compress_state = FALSE;                        // compressor off
boolean fan_state = FALSE;                             // fan off
int last_num_chars;                                    // keeps a running total of characters received
int temp;
char out_char[1];
struct bcd digits;                                     // holds BCD data to be sent to PC
    // digits.d1 most significant nibble in ms byte
    // digits.d2 least significant nibble in ms byte
    // digits.d3 most significant nibble
    // digits.d4 least significant nibble
    // digits.d5 most significant nibble in ls byte
    // digits.d6 least significant nibble in ls byte

struct { // data from bc
    unsigned int hours;                                // time
    unsigned int minutes;
    unsigned int temperature;
    unsigned int setpoint;
} bc_data;

struct temp_time bc_setpoint;

/***** Timers *****/
mtimer repeating check_CTS;
mtimer repeating get_data_from_bc;                    // every 500 ms poll bc
    // then send to PC

/***** Functions *****/
boolean append_packet( )
/* 0.1 drs 02/16/94 original
description:  assert CTS, append data to input_buf[ ] if any
              and return append_packet = TRUE if 1st char. = 'D'
              and last char. is a CR.
*/
{
boolean packet;
int i;
int num_chars1; // keeps track of # of chars. read from 1st read
int num_chars2; // keeps track of # of chars. read from 2nd read

    packet = FALSE;
    num_chars1 = 0;
    num_chars2 = 0;
    io_out( CTS, 0 ); // enable cts
    num_chars1 = io_in( RXD, input_buf1, max_char_from_PC );
    io_out( CTS, 1 ); // disable cts

```

```

// read serial buffer again in case PC can't stop sending data
// when CTS is disabled. Maybe PC in middle of sending a byte out.
num_chars2 = io_in( RXD, input_buf2, max_char_from_PC );

// append data over to where final packet goes
if ( num_chars1 != 0 ) { // if data append it to input_buf
    for ( i = last_num_chars; i < last_num_chars + num_chars1; i++ ) {
        input_buf[i] = input_buf1[ i - last_num_chars ]; // append
    }
    last_num_chars = last_num_chars + num_chars1;
}

if ( num_chars2 != 0 ) { // if data append it to input_buf
    for ( i = last_num_chars; i < last_num_chars + num_chars2; i++ ) {
        input_buf[i] = input_buf2[ i - last_num_chars ]; // append
    }
    last_num_chars = last_num_chars + num_chars2;
}

if ( last_num_chars > 0 ) { // something there
    if ( input_buf[0] != 'D' ) {
        // A packet is started and packet is invalid
        last_num_chars = 0; // reset count of total characters read
        packet = FALSE;
    }
    else if ( input_buf[ last_num_chars - 1 ] == '\r' ) {
        // 1st char. a 'D' and last char. a carriage return
        packet = TRUE;
    }
} // something there
return( packet );
}

// This function converts a hex character to 2 ASCII characters
// and sends the characters to out the TXC port to the PC
//
void putch_hex(unsigned int hex_char)
{
    out_char[0] = ( hex_char >> 4 ) & 0x0f; // keep lower nibble
    if( out_char > 9 )
        out_char[0] += 0x37;
    else
        out_char[0] += 0x30;

    io_out( TXD, out_char, 1 ); // output 1 char. out the 232 port to the PC
    out_char[0] = hex_char & 0x0f;
    if(out_char > 9)
        out_char[0] += 0x37;
    else
        out_char[0] += 0x30;
    io_out( TXD, out_char, 1 ); // output 1 char. out the 232 port to the PC
}

//
// This function converts two ascii characters to a decimal digit
//
unsigned char to_dec(unsigned char msb,unsigned char lsb)
{
    return( (msb - 48) * 10 + (lsb - 48) );
}

```

```

/***** Reset *****/
when (reset) {
    bc_data.hours = 0;
    bc_data.minutes = 0;
    bc_data.temperature = 0;
    bc_data.setpoint = 0;

    check_CTS = timer1;    // repeating timer when to assert CTS
                          // to check for PC data
    get_data_from_bc = 500; // every 500 ms poll bc and then send to PC

/***** Priority When Clauses *****/

// none

/***** Non-Priority When Clauses *****/
when ( timer_expires(check_CTS) ) { // go get next character(s)
/* note:      a timer is used ('data_timer') because this allows
               less time in this when clause so if network data comes
               in, can spend less time in a when clause and more
               getting data out of the application buffers. If want
               to change this time, either change the timer, or even
               take it out and replace it with 'when ( 1 )'. Remember
               that when reading in serial data, if no characters, there
               is a 20 character time out. How ever many times that is used
               may be the worst case best time to get back into this
               when clause.
*/
    packet_found = append_packet( ); // append more data if any
                                   // to input_buf[].
                                   // also returns true if
                                   // when finds what looks like a good packet.

    check_CTS = timer1;
}

when ( packet_found ) { // process packet
// packet format: <D><command><data>
switch( input_buf[1] ) { // select from type of packet byte
    case '1': // set time <D><1><xxxx><CR>
        if ( last_num_chars == 7 ) {
            NV_timesetpt_out.temp = 255; // code for do not use
            // convert ASCII HHMM in input_buf[2-5] to unsigned int.
            bc_data.hours = NV_timesetpt_out.hours =
                to_dec(input_buf[2], input_buf[3]);
            bc_data.minutes = NV_timesetpt_out.minutes =
                to_dec(input_buf[4], input_buf[5]);
        }
        break;
    case '2': // set setpoint <D><2><xx><CR>
        if ( last_num_chars == 5 ) {
            // convert ASCII set point in input_buf[2-3] to unsigned int.
            bc_data.setpoint = NV_timesetpt_out.temp =
                to_dec(input_buf[2], input_buf[3]);
            NV_timesetpt_out.hours = 255; // code for do not use
            NV_timesetpt_out.minutes = 255; // code for do not use
        }
        break;
    default: // bad packet
        break;
}
packet_found = FALSE; // finished last packet
last_num_chars = 0; // reset # of bytes collected in packet
for ( temp = 0; temp < max_packet_size; temp++ ) { // not needed but helps in d
    input_buf[temp] = 0;
}
}

```

```

when ( nv_update_fails ) {
}

when ( nv_update_occurs(NV_time_in) ) {           // BC to PC time (HHMM)
    bc_data.hours = NV_time_in.hours;           // HH time
    bc_data.minutes = NV_time_in.minutes;       // MM time
}

when ( nv_update_occurs(pctobc_temp_in) ) {      // BC to PC temperature
    bc_data.temperature = pctobc_temp_in.temp;  // BC temperature
}

when ( nv_update_occurs(pctobc_setpt_in) ) {     // BC to PC setpoint
    bc_data.setpoint = pctobc_setpt_in.temp;    // BC setpoint
}

when ( nv_update_occurs(NVcomp_state_in) ) {
    if (NVcomp_state_in == TRUE) {
        compress_state = TRUE;
    }
    else {
        compress_state = FALSE;
    }
}

when ( nv_update_occurs(NVfan_state_in) ) {
    if (NVfan_state_in == TRUE;
        fan_state = TRUE;
    }
    else {
        fan_state = FALSE;
    }
}

when ( nv_update_fails(NVcomp_state_in) ) {     // compressor not responding
    compress_state = FALSE; // assume off
}

when ( nv_update_fails(NVfan_state_in) ) {      // fan not responding
    fan_state = FALSE; // assume off
}

when( timer_expires(get_data_from_bc) ) {
// every 500 ms send data to PC and poll fan and compressor for status
    poll(NVcomp_state_in); // compressor state
    poll(NVfan_state_in); // fan state
    get_data_from_bc = 500; // 500 ms repetitive timer

// packet consists of: <start><time><temperature><setpt><compressor><fan><CR>
    out_char[0] = 'B'; // Beginning of packet character
    io_out(TXD, out_char, 1); // send out 232 port

// output time (hours only)
    bin2bcd( (long) bc_data.hours, &digits);
    out_char[0] = digits.d5 + 0x30; // high time BCD digit converted to ASCII
    io_out( TXD, out_char, 1);
    out_char[0] = digits.d6 + 0x30; // low time BCD digit converted to ASCII
    io_out( TXD, out_char, 1);

// output time (minutes only)
    bin2bcd( (long) bc_data.minutes, &digits);
    out_char[0] = digits.d5 + 0x30; // high time BDC digit converted to ASCII
    io_out( TXD, out_char, 1);
    out_char[0] = digits.d6 + 0x30; // low time BCD digit converted to ASCII
    io_out( TXD, out_char, 1);
}

```

```

// output time (temperature)
    bin2bcd( (long) bc_data.temperature, &digits);
    out_char[0] = digits.d5 + 0x30;          // high temp. BCD digit converted to ASCII
    io_out( TXD, out_char, 1);
    out_char[0] = digits.d6 + 0x30;          // low temp. BCD digit converted to ASCII
    io_out( TXD, out_char, 1);

// output time (setpoint)
    bin2bcd( (long) bc_data.setpoint, &digits);
    out_char[0] = digits.d5 + 0x30;          // high stpt BCD digit converted to ASCII
    io_out( TXD, out_char, 1);
    out_char[0] = digits.d6 + 0x30;          // low stpt BCD digit converted to ASCII
    io_out( TXD, out_char, 1);

// output compressor on/off
    if ( compress_state == TRUE ) {          // compressor is on
                                            // (i.e. LEDs scrolling)
        io_out(TXD, "1", 1);                // output to PC compressor is on
    }
    else { // compressor is off (i.e. LEDs not flashing)
        io_out(TXD, "0", 1);                // output to PC compressor is off
    }

// output fan on/off
    if ( fan_state == TRUE ) {              // fan is actually on (i.e. LED flashing)
        io_out(TXD, "1", 1);                // output to PC fan is on
    }
    else {
        io_out(TXD, "0", 1);                // fan is actually on (i.e. LED flashing)
        // output to PC fan is off
    }

// a <CR> ends the packet
    io_out(TXD, "\r", 1);                   // <CR>
}

```

Programming the MC143120 Neuron[®] IC

INTRODUCTION

This application note describes how to download an application program to the MC143120 Neuron IC over the communications network using another Neuron IC, either the MC143150 or MC143120E2.¹ In this application note, the Neuron IC doing the programming will be called the master programmer. This application note describes programming for the MC143120, which has no external address or data lines and is always programmed over the network. Typically, the MC143150 application resides in external memory and need not be programmed over the network.

The master programmer is used as the network manager. When a SERVICE pin message is received, a table in the master programmer application representing the MC143120's application program is downloaded over the network. To show when the MC143120 is being programmed, IO1 is toggled whenever an acknowledgment is received from the MC143120.

BACKGROUND

The Neuron IC contains a media access processor, a network processor, and an application processor. Most network management commands received are processed by the network processor and do not make it to the application processor.

A Neuron IC need not contain an application to be programmed.

All MC143120 Neuron IC programming is done over the network. The transceiver on the programming node must be compatible with the receiving node's transceiver. The MC143120 can be programmed in a socket, or after it is soldered to a printed circuit board. The correct approach depends on the transceiver on the printed circuit board.

The defaults of a new MC143120 are 10 MHz input clock, 1.25 Mbps, and differential mode. To program a new MC143120, Echelon's 3120 programmer runs at 5 MHz which scales the network speed to 625 kbps. Most programmers use the MC143150 to program the MC143120. Lowering the clock from 10 MHz to 5 MHz allows use of a lower cost external memory device with the master programmer.

OPTIONS FOR PROGRAMMING THE MC143120

Currently, there are five commercially available methods for programming the MC143120:

1. LonBuilder[®] Developer's Workbench

2. Echelon's 3120[®] Programmer
3. System General's Gang Programmer
4. Network Managers
5. M143120xxEVK and M143150EVK — Motorola Evaluation Kits

LonBuilder Developer's Workbench

Using this method, a direct connect board made by Motorola (M143204EVK) can be used to connect the LonBuilder tool's differential direct connect backplane to a custom node. The custom node requires the use of a differential transceiver; see Appendix E of this application note for more information. At short distances, a differential network connected to the direct connect board can communicate to various differential nodes, such as an EIA-485 or a transformer-based node. Distances of up to 50 meters have been tested with this mixed differential nodes approach; this is not recommended in normal operations unless a router or gateway is used. For more information, see the Motorola web page: <http://motorola.com/lonworks>.

Echelon's 3120 Programmer

Model 21700: LonBuilder Neuron 3120 Programmer.

The programmer must remain connected to a PC to program the MC143120. Echelon's programmer programs only MC143120s with the following initial parameters: 10 MHz input clock, 1.25 Mbps, and differential mode.

System General's Gang Programmer

Part number: "Neuron 3120 Programmer" used in a "TURPRO-832" base.

System General's Neuron 3120 Programmer is dedicated to programming MC143120 devices. The system requires a PC and an EIA-232 port (operates up to 57.6K baud). An NEI file will download to 8 Mbit of local RAM on the programmer (Intel Hex or Motorola S-Record are supported). Programming then takes places in a custom adapter up to eight devices at a time. The System General programmers support the MC143120B1, TMPN3120E1, and MC143120E2.

This programmer carries the same necessary limitations as Echelon's programmer; the MC143120 must be set up with the following parameters: 10 MHz input clock, 1.25 Mbps, and differential mode. In addition, the MC143120 must be applicationless, (blank) prior to inserting in the socket of the Neuron 3120 Programmer. Once programmed, the MC143120 can not be reprogrammed by the System General programmer unless returned to an applicationless state.

1. Motorola assumes no liability arising out of use of this program or any other product or software described in this document. The software described in this document is provided on an "as is" basis and without warranty.

Technical support is available from System General at 408-263-6667, Ext. 15. For sales information, please contact System General at 800-967-4776.

3120 NEI File

The 3120 NEI (Neuron EEPROM/Flash Image) file contains the 3120's application, addressing, binding, and communication parameters. As a comparison, the NXE file only contains the application image with no connection information in it. The System General's gang programmer, Echelon's 3120 programmer, and the Test Board's application discussed in this note uses the 3120 NEI file. Refer to Chapter 7 in the *LonBuilder User's Guide* for more information.

The NEI image is basically broken up into two major portions plus one minor end portion. The EOF records (S-9 records) separate sections one, two, and three.

The first section contains the bulk of the configuration and application, except that the state byte will always be applicationless, and the transceiver data will always be whatever the programmer uses as a default. NOTE: If a reset is initiated after completion of the first section, then the Neuron IC will be reconfigured back to the factory default, 1.25 Mbps.

The second section contains the final transceiver parameters. A reset may occur between section one and two for the following reason: the checksums will need to be calculated by the 3120 for EEPROM storage, and certain structures within the 3120 are only initialized after reset, and those structures must be in place in order to calculate the checksums. A reset does not occur between section two and three; if a reset occurred, it would not be possible to communicate with the chip in order to program the data in section three.

The final (third) section contains the data that must be entered last: EEPROM write protect, network management authentication, and the final node state byte. A final checksum calculation is performed and the node is ready to go.

Network Managers

The 3120 Neuron IC's application resides in internal EEPROM. The application may be programmed by most network managers over the network. There are many third party network managers available.

The 3120 Neuron IC may need to be programmed in a different board than the end product depending on the transceiver on the board. For example, if the Neuron IC is being used in a board with a RF transceiver and a new Neuron IC is being used (default is differential), the Neuron IC will be unable to communicate to the network. A solution would be to program the 3120 Neuron IC before it is placed on the board, or to design the board so the communication pins of the Neuron IC can be accessed by bypassing the transceiver.

M143120EVK and M143150EVK Motorola Evaluation Kits

Any Neuron IC can program any other Neuron IC over the network. This application note describes how it is done using Motorola's M143120EVK and M143150EVK Test Boards. Any changes to the program require the 3150 Neuron C program

to be recompiled, re-linked, and then reloaded for execution by the 3150 node. The 3150 Neuron C program contains a data table for the 3120 Neuron IC based upon Echelon's NEI format.

HOW THE APPLICATION WORKS

The steps to download configuration data and an application are detailed in Motorola's DL159, *LONWORKS Technology Device Data*, Appendix B (in Section 9 of this data book). This application note covers only the actual downloading of the application. The steps are summarized as follows:

1. Take the node off-line.
2. Set the node applicationless.
3. Download the application into the node.
4. Reset the node.
5. Recalculate the checksum.
6. Set the node to the configured state (optional).
7. Set the node on line (optional).
8. Do the final reset.

The name of the application program is `load3120.nc`. It was tested using Motorola Test Boards M143120EVK and M143150EVK. These kits are convenient because they have both an MC143150 and an MC143120 socket. These kits are not necessary to run the application program; the only requirement is that a master programmer be connected through a network to the MC143120. `load3120.nc` is too large for an MC143120B1, but will work on an MC143120E2, although data table size is limited to approximately 1050 bytes, because the application and the data table must reside in the MC143120E2 EEPROM.

Downloading an MC143120 Application

To use the `load3120.nc` program:

1. Compile (and debug if changes were made) the `load3120.nc` program using the LonBuilder Developer's Workbench. NOTE: This is an MC143150 node.
2. Export the MC143120 application, which will be programmed into remote 3120 devices, with the following settings:
 - NEI
 - Motorola S-Record format
 - Configure file

NOTE: This is for an MC143120 node and part of this file will be placed in the `load3120.nc` application.
3. Edit the NEI file and remove the last two of three "S9030000FC" lines from the file. See Figure B-2.
4. IMPORTANT: Remove the third line (S123F028...5AC...) of the NEI file. This step MUST be completed; failure to do this step will result in lock-up of the remote 3120 device. See Figure B-2.
5. Reformat the NEI and paste it into the MC143150 `load3120.nc` data table under `codedata`. This is the most complicated part of this procedure. A program entitled `neitable.exe`, available from Motorola, Inc., will reformat the NEI file so that the table can be pasted directly into the "codedata."
6. Recompile the MC143150 `load3120.nc` application and load or export it for execution by the 3150 node.

MAXIMUM DATA BYTES

As shown in Appendix B of DL159/D, *LONWORKS Technology Device Data* (see Section 9 of this data book), no more than 38 data bytes (for a worst case of 10 MHz input clock rate), should be written at one time. The 38-byte limit gives the Neuron IC enough time to prevent a watchdog time-out from programming too many EEPROM bytes and recalculating the application and configuration checksums. The 38-byte limitation may be increased by calculating the checksums in a separate network management operation. 38 bytes is too large for the default input network buffer size of 42 bytes.

Sixteen bytes can be safely written on a new MC143120. This size may be increased depending on the receiving node's clock rate (to prevent a watchdog timeout if both checksums are recalculated), and on the size of the receiving node's buffers.

Acknowledged service is used for downloading application data. `load3120.nc` is written so that the service type does not add to the amount of time required for the node to send the commands. `load3120.nc` uses a timer called `load_image` to know when to send the next command. This approach is used because of the time required for the receiving node to program the EEPROM, which may take significantly more time than eliciting a response from the receiving node.

The maximum number of data bytes a packet can send to the MC143120 is limited by the EEPROM write time of the MC143120 as well as by the buffer sizes. When sending a *write memory* command and optional *recalculate checksum* command to an MC143120, make certain that there is enough time to program all the bytes in the MC143120 before the watchdog time-out occurs (0.84 sec at 10 MHz, 1.68 sec at 5 MHz).

Worst case timing requires 20 ms to write an EEPROM byte, 10 ms if it is already erased. The translation program, `neitable.exe`, converts the NEI file to an output file with no more than 10 data bytes in a packet. 10 data bytes x 20 ms = 200 ms. To decrease total programming time, `load3120.nc` is set up to use 100 ms between loads, not the calculated 200 ms. If there are any problems in loading a program, this time may need to be increased to 200 ms. For all other network management commands the timer is set to 100 ms. The only exception to this rule is for the model and firmware version checking and clear-status commands, which use a 1 ms timer.

MC143120 PACKET SIZE GUIDELINES

Use the following guidelines to determine the maximum number of data bytes a packet can send to a new MC143120.

1. Listed below is the default for the input network buffers on a Neuron IC:
default size = max(42, 21 + size of (largest NV))
For a new MC143120 with no application, the default size will be 42 bytes.
2. Listed below is the equation to determine an input network buffer size:

$$\text{net_buf_in_size} = \text{max_msg_size} \\ + \text{protocol_overhead} + 6$$

where:

`max_msg_size` >= largest network variable or network management/network diagnostic message addressed to the node. Explicit messages size includes data + code. Network variables use size of the network variable + 2.

`protocol_overhead` = bytes in protocol overhead (addresses, CRC, ...). Worst case is Neuron ID addressing with domain ID of 6 bytes. Range is 7 – 20 bytes.

Working backwards, if the default size = 42 bytes, with a worst case `protocol_overhead` addressing of 20 bytes, the largest data size is 16 bytes:

$$\begin{array}{rcl} \text{net_buf_in_size} & = & \text{max_msg_size} + \text{protocol_overhead} + 6 \\ 42 & = & 16 + 20 + 6 \end{array}$$

If the addressing size is known and is not the worst case addressing, the `protocol_overhead` will be decreased and the `max_msg_size` increased. If no domain is used, the `max_msg_size` will be increased by 6 bytes.

load3120.nc Final Notes

`load3120.nc` is shown in Appendix C. It took approximately 10 seconds to download the 654-byte codedata table application to the MC143120. The amount of time required will depend on the number of bytes to program. The `load3120.nc` program will always leave the MC143120 you are attempting to program in the configured, on-line state, even if that is unspecified in the NEI file.

`load3120.nc` does not perform a complete verification by reading after every write command. A commercial MC143120 programmer should verify the node state after each change and be certain that the MC143120 was actually reset upon request.

The `SERVICE` pin message can only be accepted by a node in the zero length domain. Therefore, one of the two domains in the 3150 Neuron IC must be in the zero length domain to receive the `SERVICE` pin message from the 3120 Neuron IC.

Appendix D shows a listing of the `neitable.exe` source code.

The master programmer's application will only program the Neuron IC's program if the Neuron IC's firmware and model number match that in the NEI file. The ideas given in this application note can be used as a model to program one or more Neuron ICs at a time.

See the `load3120.nc` listing (Appendix C) for recommended "possible enhancements" outlined in the introduction of the file.

APPENDIX A S-RECORD INFORMATION

INTRODUCTION

The S-Record format for output modules encodes programs and/or data files in a printable format for transportation between computer systems. This facilitates S-Record editing and permits visual monitoring of the transportation process.

S-RECORD CONTENT

S-Records are character strings of several fields which identify record type, length, memory address, code/data, and checksum. Each byte of binary data is encoded as a two-character hexadecimal number: the first character represents the high-order 4 bits, and the second the low-order 4 bits of the byte.

The five fields of an S-Record are:

TYPE	RECORD LENGTH	ADDRESS	CODE/DATA	CHECKSUM
------	---------------	---------	-----------	----------

Field compositions are:

Field	Printable Characters	Contents
Type	2	S-Record type — S0, S1 – S9. LonBuilder v3.1 software uses only S1 and S9 record types.
Record Length	2	The count of the character pairs in the record, excluding the type and record length.
Address	4, 6, 8	The 2-, 3-, or 4-byte address at which the data field is to be loaded into memory. LonBuilder v3.1 software uses only a 2-byte address. This is due to the Neuron IC's 16-bit addressing.
Code/Data	0 – 2n	From 0 to n bytes of executable code, memory loadable data, or descriptive information. To ensure a node can talk to another node, keep the data size limited to 10 bytes. This number may be

increased only if the network node's characteristics (such as number of buffers, size, and traffic) are understood.

Checksum 2

The least significant byte of the one's complement of the sum of the values represented by the pairs of characters making up the record length, address, and the code/data fields.

The record length (byte count) and checksum fields ensure accuracy of transmission.

S-RECORD TYPES

There are eight types of S-Records to accommodate the various needs of the encoding, transportation, and decoding functions. LonBuilder v3.1 software uses only S1 and S9 record types.

An S-Record format module may contain S-Records of the following types:

Type	Description
S0	The header record for each block of S-Records. The code/data field may contain any descriptive information identifying the following block of S-Records. The address field is normally zeros. LonBuilder v3.1 software does not use this S-Record.
S1	A record containing code/data and the 2-byte address at which the code/data is to reside.
S2 – S8	Not applicable to LonBuilder v3.1 software.
S9	A termination record for a block of S1 records. When encountered using the NEI file format, the node should be reset.

Typically there is only one termination record (S9) in an S-Record file, but the NEI file may use multiples of these, showing where a reset of the receiving node should be done. For the `load3120.nc` application to function properly, the last two S9 records must be removed.

CONFIGURATION PROBLEMS WITH THE 143120 Neuron ICS

If the Neuron IC is programmed with the wrong communications parameters after it is soldered onto a PC board, there is an option to reconfigure without taking it off. A 32-pin SOIC test clip can be connected directly to the Neuron IC to get access to the communication pins. There are two transceiver considerations. If the Neuron is set for differential mode, then just configure the LonBuilder tool to match the channel configuration. Wire the clip by connecting pins 17 and 19 together and pins 20 and 21 together. Connect a 51 Ω resistor to each group. Wire a cable between the resistors and the LonBuilder tool. Now download the new communication parameters. If the Neuron IC has been configured to single-ended mode, then an EIA-485 transceiver will need to be wired to the clip. Call Motorola LONWORKS support group in Austin for additional information.

APPENDIX B
TRANSPOSING AN NEI FILE TO “load3120.nc” FORMAT

A test program called test_iol.nc was used to export to an NEI file. The node was configured for: 10 MHz, 1.25 Mbps, differential communication mode, configured.

Following is the test_iol.nei file created:

```
S105F0080A06F2
S123F008F1B301F1C6544553545F494F31532012249B003333000000FF38000600007F00BA
S123F02800000000000000000000005AC0301000000000000000000000000005593000000000027
S123F048018A01FFFFFFFFFFFF000000000000019100FFFFFFFFFFFF000000000000000092
S123F06800003FFF0F0099FE760002713B76010271497602027157760302716576040271C9
S123F08872760502717F76060375F11F76070375F13176080375F14376090375F155760A83
S123F0A80375F167E475F177B4FE19E181A419CD818219CD818419CD75F177B4FD19E1811F
S123F0C8A419CD818219CD818419CD75F177B4FB19E181A419CD818219CD818419CD75F1FB
S123F0E877B4F719E181A419CD818219CD818419CD717CB4EF19E181A419CD818219CD810A
S123F1088419CD716AB4DF19E181A419CD818219CD818419CD7158B4BF19E181A419CD8170
S123F1288219CD818419CD7146B47F19E181A419CD818219CD818419CD7134B4FF19E180DB
S123F1488119CD818219CD818419CD7122B4FF19E181A419CD808219CD818419CD7110B415
S123F168FF19E181A419CD818219CD808419CD99FF721599FE3ED9FE99FE58F5E4321B814B
S123F188D9FFB409D9FE711299FE3FD9FE99FE58F5E4320680D9FF81D9FE8099FD800398E6
S123F1A83175F1C18099FD8003983101EFFDF1A700040000000108F06DB4C8D9FD3100090E
S123F1C8010000A0000C0000000000000000000000000000000000000000000000000058
S9030000FC
S113F03105AC0104000000000000400000000011
S9030000FC
S104F01554A2
S104F00A0100
S9030000FC
```

Figure B-1. Original NEI S-Records File Before Editing

```
S105F0080A06F2
S123F008F1B301F1C6544553545F494F31532012249B003333000000FF38000600007F00BA

(Must remove the third line of the NEI S-Records file.)
S123F02800000000000000000000005AC0301000000000000000000000000005593000000000027 (Remove)

S123F048018A01FFFFFFFFFFFF000000000000019100FFFFFFFFFFFF000000000000000092
S123F06800003FFF0F0099FE760002713B76010271497602027157760302716576040271C9
S123F08872760502717F76060375F11F76070375F13176080375F14376090375F155760A83
S123F0A80375F167E475F177B4FE19E181A419CD818219CD818419CD75F177B4FD19E1811F
S123F0C8A419CD818219CD818419CD75F177B4FB19E181A419CD818219CD818419CD75F1FB
S123F0E877B4F719E181A419CD818219CD818419CD717CB4EF19E181A419CD818219CD810A
S123F1088419CD716AB4DF19E181A419CD818219CD818419CD7158B4BF19E181A419CD8170
S123F1288219CD818419CD7146B47F19E181A419CD818219CD818419CD7134B4FF19E180DB
S123F1488119CD818219CD818419CD7122B4FF19E181A419CD808219CD818419CD7110B415
S123F168FF19E181A419CD818219CD808419CD99FF721599FE3ED9FE99FE58F5E4321B814B
S123F188D9FFB409D9FE711299FE3FD9FE99FE58F5E4320680D9FF81D9FE8099FD800398E6
S123F1A83175F1C18099FD8003983101EFFDF1A700040000000108F06DB4C8D9FD3100090E
S123F1C8010000A0000C0000000000000000000000000000000000000000000000000058
S9030000FC
S113F03105AC0104000000000000400000000011
S9030000FC (Remove)
S104F01554A2
S104F00A0100
S9030000FC (Remove)
```

Figure B-2. NEI S-Records Editing

The contents of the S-Records may be analyzed by looking at the memory map structures in Appendix A of DL159/D, *LONWORKS Technology Device Data* (Section 9 of this data book).

Edit the NEI file and remove the last two of three "S9030000FC" lines from the file (see Figure B-2).

IMPORTANT: Remove the third line (S123F028...5AC...) of the NEI file (see Figure B-2). This step **MUST** be completed; failure to do this step will result in lock-up of the remote 3120 device.

The next step is to run `neitable.exe`. For simplicity, place the file to be converted (`test_io.nei`) in the same directory as `neitable.exe`; this step is optional. If you know which directory the NEI file is located in, you can specify that directory path in the file name.

Run `neitable.exe` and enter the two filenames to use. When the application is run, the table is generated in the output file.

After the table is created, the program is terminated. The file created has a format similar to the one shown in the Appendix C code listing. Starting with the second line (in this example it is 2,142), paste this and the rest of the table into `load3120.nc` under the data table called `codedata`. Also, place the number after the size: (in this example it is 654) in the index of `codedata`.

The second line represents the byte size of the array with the following format:

$$\text{size of array} = 1\text{st number} \times 256 + 2\text{nd number}$$

For example:

$$2,142 \implies \text{array size} = 2 \times 256 + 142 = 654 \text{ bytes.}$$

`neitable.exe` takes the NEI file, which should be in Motorola's S-Record format (Appendix A of this application note explains the S-Record format), and converts it into a new file with the following rules:

1. The format of a line of the table is:

`<# of data bytes>`, `<2 byte address>`, `<data>`
ex: `0x02`, `0xF0,0x08`, `8, 4`,

where:

`<# of data bytes>` is between 0 and 0x0A, in hex

`<2 byte address>` is in hex

`<data>` is between 0 – 10 bytes of data (in decimal) to be downloaded

2. Replaces S9 record with 0x00 record telling the application to reset the MC143120.
3. No more than 10 data bytes per record. If a number higher than 10 is encountered, a new line is created.

REFERENCES

1. "Packaging Manual for ASIC Arrays" by Joellen Cascante, Motorola, Issue A, 1990.
2. "Support Tools" brochure, BR1139/D, Motorola (see Appendix F in Section 9 of this data book).

APPENDIX C

load3120.nc

/*****

Filename: load3120.nc
Last Modified: 9-15-98
Revision: 1.00
Copyright Motorola, Inc. 1993 - 1998

Revision History:

1.00 Initial Release.

Disclaimer:

Motorola reserves the right to make changes to this software without further notice herein. Motorola makes no warranty, representation or guarantee regarding the suitability of this software for any particular purpose nor does Motorola assume any liability arising out of the application or use of it, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

Description:

This application executes on a master node, 3150 or 3120 based, to program a remote 3120 based node with application and configuration information after receiving the Neuron ID service pin message from the remote node. The application which is downloaded to the remote 3120 device is derived from an NEI file and contained in a special formatted data table array within this master program. The details on the table's origination and formatting are outlined below. The contents of the data table can be changed allowing this program to load a variety of applications to 3120 devices.

Before a remote node is programmed, the firmware version and model number of the node is compared to the model and firmware version numbers in the data table. Both parameters must match for the programming operation to proceed.

A recommended environment for using this application is to have an M143150EVK board as the master programming board (with an M143208EVK I/O LED board attached to observe the status of the programming process) connected to a target M143120EVK board also with an attached M143208EVK I/O LED board if applicable to observe LED activity once the 3120 device is programmed.

The state of the LEDs on the master programming board's attached M143208EVK I/O LED board are as follows:

1. On power up, IO0 LED turns on.
2. For incorrect firmware version found: IO4-IO7 LEDs flash at a 125 ms on, 125 ms off rate.
3. For incorrect model number found: IO4 is off, IO5-IO7 LEDs are on.
4. During programming of remote node, IO4 stays on and IO0 pulses for all packets transmitted to the remote node.
5. Upon completion of remote programming, IO4 and IO5 LEDs turn on (IO0 LED is off).

Timing and Message Services:

Acknowledged message services are used for network memory write commands for downloading bytes to be programmed in EEPROM and for the recalculate checksum command. Request/Response message services are used for the selected operations of checking model and firmware version number compatibility and for the clear status command. Unacknowledged message services are used otherwise.

To ensure that any node's EEPROM can be written/programmed, 10 bytes or less are

written at a time. The Motorola LonWorks Technology Device Data book (see data book section B.1.5) outlines 38 bytes as a maximum for the 10 MHz clock rate when the configuration and application checksums are recalculated.

Upon a message completing, the "load_image" timer is started, and when that timer expires, the next message is sent. A 100 ms timer is used to pace most network message activity except for the checking model number, checking firmware version number, and the clear status commands which use a 1 ms timer. If a message fails, it retries after a 1 ms delay.

Possible Enhancements:

1. The 'load_image' timer may need to be increased (or decreased) depending on clock rates of the master and remote nodes, baud rate, routers, number of bytes written, and other system parameters.
2. The 10 byte data size may be increased if the receiving node buffer sizes are known; the data table must be reformatted with byte counts and destination addresses updated. Depending on receiving node clock rate, and amount of RAM dedicated to buffers, increasing the number of data bytes placed in a packet can decrease the time to program a Neuron Chip.
3. For low noise and low traffic environments where there is high confidence the packets will not be adversely affected on the network, the current acknowledged services messages could be converted to unacknowledged messages. The "load_image" timer is still used to control the outgoing message flow.
4. Conversely, in noisy environments the current unacknowledged messages could be converted to acknowledged messages and the program altered to wait on the ACK of the current message before the next message is sent.
5. Check the remote node's read/write bit's status.
6. Limit the maximum number of times to resend a message.

Interface Information:

I/O Inputs: None.
I/O Outputs: IO_1 and IO_4 - IO_7 as programming status information.
Net Inputs: None.
Net Outputs: None.
Message Tags: write_image & response_image.

Link Memory Usage Statistics (LonBuilder v3.1):

EEPROM Usage: (not necessarily in order of physical layout)
(includes application use of external Flash memory)

Reserved for System Firmware	16128 bytes
System Data & Parameters	88 bytes
Domain & Address Tables	40 bytes
Network Variable Config Tables	0 bytes
Application EEPROM Variables	0 bytes
Library EEPROM Variables	0 bytes
Application Code & Const Data	1474 bytes
Library Code & Const Data	39 bytes
Self-Identification Data	15 bytes

Total EEPROM Requirement	17784 bytes
Remaining EEPROM	15240 bytes

RAM Usage: (not necessarily in order of physical layout)
System Data & Parameters 553 bytes

Transaction Control Blocks	132 bytes
Appl Timers & I/O Change Events	8 bytes
Network & Application Buffers	528 bytes
Flash Memory System RAM Buffer	64 bytes
Application RAM Variables	27 bytes
Library RAM Variables	0 bytes

Total RAM Requirement	1312 bytes
Remaining RAM	736 bytes

Successfully linked for 3150.

Memory Map (14 bytes of System EEPROM) for external memory support. This amount varies by the firmware version.

Boot ID (2 bytes of System EEPROM) varies by Neuron model.

Some system RAM usage, for System Data and Transaction Blocks (totaling 187 bytes) varies by the Neuron model, the firmware version, and the number of receive transaction control blocks.

Flash support requires an additional 64 bytes of RAM.

Default buffer counts vary by Neuron model (resulting in an additional 132 bytes of RAM).

FLASH Signature = 6A:3223 @ 4000 .. 4002

*****/

/* Compiler Directives, Include Files, & Symbolic Constants */

```
#include <addrdefs.h>
#include <access.h>
#include <msg_addr.h>
#include <netmgmt.h>
#include <control.h>
```

```
#pragma scheduler_reset
#pragma enable_io_pullups
#pragma num_addr_table_entries 2
#pragma app_buf_out_priority_count 0
#pragma net_buf_out_priority_count 0
#pragma set_node_sd_string "Rev 1.00"
```

```
#define LEDflashTime 125 // Time to flash LEDs (in ms).
#define LED_OFF 1 // LED logic controls.
#define LED_ON 0
#define NEXT_TIME 100 // Time between packets (in ms).
#define LED_DURAT 10000 // Equates to 4 ms packet ack LED on
// time.
```

/* I/O Objects */

IO_0 output oneshot invert clock(1) lamp; // Feedback on packets sent.

IO_4 output nibble error_status = 0xf; // LED code for programming status.

```
/* IO7 IO6 IO5 IO4 Status
--- --- --- --- -----
off off off off No errors found.
off off off on Programming.
off off on on Finished programming
```

```

on on on on (Flashing) Wrong firmware version. Remote node has a
different firmware version than the NEI file.
on on on off Wrong model number. Remote node has a different model
number than the NEI file. */

```

```

IO_1 output bit io_unused1; // Unused port pins declared as output (CMOS).
IO_2 output bit io_unused2;
IO_3 output bit io_unused3;
IO_8 output bit io_unused8;
IO_9 output bit io_unused9;
IO_10 output bit io_unused10;

```

```

/***** Network Variables *****/

```

```

// None.

```

```

/***** Message Tags *****/

```

```

msg_tag response_image; // Used ONLY for Request/Response messaging.
msg_tag write_image; // Used for all other messaging.

```

```

/***** Constants *****/

```

Table Preparation Steps:

1. Export the desired NEI file for the 3120 based node using LonBuilder.
2. Edit the NEI file and remove the last two of three "S9030000FC" lines from the file.

```

////////// WARNING! WARNING! WARNING! //////////
Step (3) MUST be completed! Failure to do this step will result in the remote
3120 device becoming locked up.

```

3. Remove the third line (S123F028...5AC...) of the NEI file.

```

//////////

```

4. Convert the edited file to a table format using the neitable.exe utility available from Motorola Inc.
 Formatting notes: The first number of each line in hex format is the number of data bytes to be programmed. The second and third numbers in hex format are the EEPROM address bytes. The remaining numbers are the actual data bytes in decimal format. If the data length is 0, it means to reset the Neuron, and the record ends.

4. Copy and paste the table into this file as the initializing values of the "const char codedata[]" shown below.

5. Copy the table's "size" parameter from the top of the table file into the array size declaration.

Other Table Information:

1. The data table used in the master programmer board, must contain the same model number and firmware version as the remote 3120 device being programmed, else the remote Neuron Chip will not be programmed. The model number and firmware version can be found in the first record of the NEI file or the second line in the data table.

Example: (0x02, 0xF0, 0x08, 10, 6,).

Notes: 1. The 0xF0, 0x08 is a dummy address.

2. For this example for loading to a remote 3120E2, the model number is 10d (0x0A) and the firmware version is 6.

2. The 1st 2 bytes (x,y) of table are size of table in the form: (x times 256, plus y). This program does not use it explicitly.

Example: 2,142 means 2 x 256 + 142 = table size is 654 bytes.

3120 Application Information:

The program which is downloaded (data table contents) by this application came from: test_iol.tbl which is test_iol.nei converted using the neitable.exe DOS conversion utility. The 3120 remote node programmed by this program will have the same initial and final following communication parameters: 10 MHz input clock, 1.25 Mbps, differential mode. The third line of the NEI file along with the last two S9... records were removed prior to data table formatting by neitable.exe. The intended remote node is an MC143120E2 (model number = 10d and firmware version = 6). The 3120 Neuron Chip continuously scrolls the eleven I/O lines. */

```
const char codedata[654] = {
  2, 142,
  0x02,0xF0,0x08, 10, 6,
  0x0A,0xF0,0x08,241,179, 1,241,198, 84, 69, 83, 84, 95,
  0x0A,0xF0,0x12, 73, 79, 49, 83, 32, 18, 36,155, 0, 51,
  0x0A,0xF0,0x1C, 51, 0, 0, 0,255, 56, 0, 6, 0, 0,
  0x02,0xF0,0x26,127, 0,
  0x0A,0xF0,0x48, 1,138, 1,255,255,255,255,255,255, 0,
  0x0A,0xF0,0x52, 0, 0, 0, 0, 0, 1,145, 0,255,255,
  0x0A,0xF0,0x5C,255,255,255,255, 0, 0, 0, 0, 0, 0,
  0x02,0xF0,0x66, 0, 0,
  0x0A,0xF0,0x68, 0, 0, 63,255, 15, 0,153,254,118, 0,
  0x0A,0xF0,0x72, 2,113, 59,118, 1, 2,113, 73,118, 2,
  0x0A,0xF0,0x7C, 2,113, 87,118, 3, 2,113,101,118, 4,
  0x02,0xF0,0x86, 2,113,
  0x0A,0xF0,0x88,114,118, 5, 2,113,127,118, 6, 3,117,
  0x0A,0xF0,0x92,241, 31,118, 7, 3,117,241, 49,118, 8,
  0x0A,0xF0,0x9C, 3,117,241, 67,118, 9, 3,117,241, 85,
  0x02,0xF0,0xA6,118, 10,
  0x0A,0xF0,0xA8, 3,117,241,103,228,117,241,119,180,254,
  0x0A,0xF0,0xB2, 25,225,129,164, 25,205,129,130, 25,205,
  0x0A,0xF0,0xBC,129,132, 25,205,117,241,119,180,253, 25,
  0x02,0xF0,0xC6,225,129,
  0x0A,0xF0,0xC8,164, 25,205,129,130, 25,205,129,132, 25,
  0x0A,0xF0,0xD2,205,117,241,119,180,251, 25,225,129,164,
  0x0A,0xF0,0xDC, 25,205,129,130, 25,205,129,132, 25,205,
  0x02,0xF0,0xE6,117,241,
  0x0A,0xF0,0xE8,119,180,247, 25,225,129,164, 25,205,129,
  0x0A,0xF0,0xF2,130, 25,205,129,132, 25,205,113,124,180,
  0x0A,0xF0,0xFC,239, 25,225,129,164, 25,205,129,130, 25,
  0x02,0xF1,0x06,205,129,
  0x0A,0xF1,0x08,132, 25,205,113,106,180,223, 25,225,129,
  0x0A,0xF1,0x12,164, 25,205,129,130, 25,205,129,132, 25,
  0x0A,0xF1,0x1C,205,113, 88,180,191, 25,225,129,164, 25,
  0x02,0xF1,0x26,205,129,
  0x0A,0xF1,0x28,130, 25,205,129,132, 25,205,113, 70,180,
  0x0A,0xF1,0x32,127, 25,225,129,164, 25,205,129,130, 25,
  0x0A,0xF1,0x3C,205,129,132, 25,205,113, 52,180,255, 25,
  0x02,0xF1,0x46,225,128,
  0x0A,0xF1,0x48,129, 25,205,129,130, 25,205,129,132, 25,
  0x0A,0xF1,0x52,205,113, 34,180,255, 25,225,129,164, 25,
  0x0A,0xF1,0x5C,205,128,130, 25,205,129,132, 25,205,113,
  0x02,0xF1,0x66, 16,180,
  0x0A,0xF1,0x68,255, 25,225,129,164, 25,205,129,130, 25,
  0x0A,0xF1,0x72,205,128,132, 25,205,153,255,114, 21,153,
  0x0A,0xF1,0x7C,254, 62,217,254,153,254, 88,245,228, 50,
  0x02,0xF1,0x86, 27,129,
```

```

0x0A,0xF1,0x88,217,255,180, 9,217,254,113, 18,153,254,
0x0A,0xF1,0x92, 63,217,254,153,254, 88,245,228, 50, 6,
0x0A,0xF1,0x9C,128,217,255,129,217,254,128,153,253,128,
0x02,0xF1,0xA6, 3,152,
0x0A,0xF1,0xA8, 49,117,241,193,128,153,253,128, 3,152,
0x0A,0xF1,0xB2, 49, 1,239,253,241,167, 0, 4, 0, 0,
0x0A,0xF1,0xBC, 0, 1, 8,240,109,180,200,217,253, 49,
0x02,0xF1,0xC6, 0, 9,
0x0A,0xF1,0xC8, 1, 0, 0, 10, 0, 0,192, 0, 0, 0,
0x0A,0xF1,0xD2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0x0A,0xF1,0xDC, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
0x02,0xF1,0xE6, 0, 0,
0x00,
0x0A,0xF0,0x31, 5,172, 1, 4, 0, 0, 0, 0, 0, 0,
0x06,0xF0,0x3B, 4, 0, 0, 0, 0, 0,
0x01,0xF0,0x15, 84,
0x01,0xF0,0x0A, 1,
};

/***** Globals *****/

enum {
    ck_firmware_ver,           // Procedure to program MC143120.
                               // Only program if node contains
                               // same version as "firmware_version".
    ck_model_no,              // Only program if node contains same
                               // model number as "model_number".
    set_offline,              // Refer to Appendix B for procedure.
    set_appless,              // Set node applicationless.
    load_info,                 // Automatically recalculate checksum if
                               // a "00" is found as first byte in the
                               // record.
    clear_status,             // This will clear out the "most recent
                               // error: checksum error over application"
                               // when a test is done on the node:
    recalculate_cs,           // Must recalculate checksums.
    set_config,                // Take out if don't want to place node
                               // in config state. Assumes domain,
                               // address and network variable
                               // configuration tables are in known
                               // states.
    set_online,                // Take out if don't want to place node
                               // online.
    final_reset                // Take out if don't want to reset node.
} image_state = ck_firmware_ver;

struct
{
    enum
    {
        absolute = 0,
        read_only_relative = 1,
        config_relative = 2,
    } mode;
    unsigned long offset;
    unsigned count;
} read_rq;

unsigned int model_number;      // Model number in NEI file.
unsigned int firmware_version; // Firmware version in NEI file.
NM_service_pin_msg svc_pin_msg; // Copy of service pin message.
const char *image_ptr;         // Pointers and vars used for data
const char *last_image_ptr;    // table management during programming
char block_number;             // process.

```

```

boolean error_state;                // 0: off, 1: on; LED feedback.

/***** Timers *****/

mtimer load_image;                  // Timer to pace programming sequence.
mtimer repeating wrongVersion;      // Flash I/O for wrong version firmware.

/***** Functions *****/

void config_message(service_type type, int code)
{
    msg_out.priority_on              = FALSE;
    msg_out.authenticated            = FALSE;
    msg_out.dest_addr.nrnid.type     = NEURON_ID;
    msg_out.dest_addr.nrnid.domain   = 0;
    msg_out.dest_addr.nrnid.subnet   = 0;
    msg_out.service                  = type;        // Message service type.
    memcpy(msg_out.dest_addr.nrnid.nid, svc_pin_msg.neuron_id, 6);
    msg_out.dest_addr.nrnid.retry    = 3;
    msg_out.dest_addr.nrnid.tx_timer = 10;
    msg_out.code                     = code;
    if(type == REQUEST)               // Select msg tag to use.
        msg_out.tag = response_image; // Use this tag for Resq/Resp msgs.
    else
        msg_out.tag = write_image;    // Use this tag otherwise.
    msg_send();
}

/***** Reset *****/

when(reset)
{
    io_out(io_unused1, LED_OFF);      // Turn unused LEDs off.
    io_out(io_unused2, LED_OFF);
    io_out(io_unused3, LED_OFF);
    io_out(io_unused8, LED_OFF);
    io_out(io_unused9, LED_OFF);
    io_out(io_unused10, LED_OFF);
    model_number = (*(codedata + 5)); // Offset 5 into data table.
    firmware_version = (*(codedata + 6)); // Offset 6 into data table.
}

/***** Priority When Clauses *****/

// None.

/***** Non-Priority When Clauses *****/

when(msg_arrives (NM_service_pin | NM_opcode_base))
{
    memcpy(&svc_pin_msg, msg_in.data, sizeof(NM_service_pin_msg));
                                                // Get local copy of service pin message.
    wrongVersion = 0;                          // Stop timer if flashing LEDs.
    io_out(error_status, 0xf);                 // Turn off all LEDs for status code.
    error_state = 0;                            // State of error_status for flashing LEDs.
    image_state = ck_firmware_ver; // First action in programming process.
    image_ptr = &codedata[2];                 // Skip over the two size parameters.
    load_image = 1;                            // Set timer to start programming process in
}
                                                // 1 ms.

when(timer_expires(load_image)) // Primary clause for programming control.
{

```

```

char count;
char size;

if(msg_alloc())
{
switch(image_state)
{
case ck_firmware_ver:           // Check firmware version of node
                                // to be programmed.
    read_rq.mode = absolute;    // Address mode.
    read_rq.offset = 0x0000;    // Address of firmware version.
    read_rq.count = 1;         // Byte count.
    memcpy( msg_out.data, &read_rq, sizeof(read_rq) );
    config_message(REQUEST, NM_read_memory | NM_opcode_base);
    break;

case ck_model_no:              // Check model number of node
                                // to be programmed.
    read_rq.mode = absolute;    // Address mode
    read_rq.offset = 0xF006;    // Address of model number.
    read_rq.count = 1;         // Byte count.
    memcpy( msg_out.data, &read_rq, sizeof(read_rq) );
    config_message(REQUEST, NM_read_memory | NM_opcode_base);
    break;

case set_offline:
    msg_out.data[0] = 0;        // Appl_offline.
    config_message(UNACKD, NM_set_node_mode | NM_opcode_base);
    break;

case set_appless:
    msg_out.data[0] = 3;        // Set node state to
    msg_out.data[1] = 3;        // no application, unconfigured.
    config_message(UNACKD, NM_set_node_mode | NM_opcode_base);
    block_number = 0;
    break;

case set_online:
    msg_out.data[0] = 1;        // Appl_online.
    config_message(UNACKD, NM_set_node_mode | NM_opcode_base);
    break;

case set_config:
    msg_out.data[0] = 3;        // Set node state to
    msg_out.data[1] = 4;        // configured, online.
    config_message(UNACKD, NM_set_node_mode | NM_opcode_base);
    break;

case load_info:
    last_image_ptr = image_ptr;
    if(*image_ptr == 0)         // If size field is zero,
    {                             // reset the node.
        image_ptr++;
        msg_out.data[0] = 2;    // Reset node.
        config_message(UNACKD, NM_set_node_mode | NM_opcode_base);
    }
    else                          // Non-zero/reset line,
    {                             // program data.
        msg_out.data[0] = 0;
        msg_out.data[3] = size = *image_ptr;
        image_ptr++;
        msg_out.data[1] = *image_ptr; // Low byte of address.
        image_ptr++;
    }
}
}

```

```

        msg_out.data[2] = *image_ptr; // High byte of address.
        image_ptr++;
        msg_out.data[4] = 0;          // Don't recalculate cksum.
        for(count=0 ;count<size; count++)
        {
            msg_out.data[5+count] = *image_ptr;
            image_ptr++;
        }
        config_message(ACKD,NM_write_memory | NM_opcode_base);
    }
    break;

case clear_status:          // Diagnostics use: clear status.
    config_message(REQUEST, ND_clear_status | ND_opcode_base);
    break;

case recalculate_cs:
    msg_out.data[0] = 1;     // Recalculate both checksums.
    config_message(ACKD,NM_checksum_recalc | NM_opcode_base);
    break;

case final_reset:
    msg_out.data[0] = 2;     // Reset node.
    config_message(UNACKD,NM_set_node_mode | NM_opcode_base);
    break;
    }
    // End switch().
}
// End if().
else
    load_image = 1;
}
// End when().

when(msg_succeeds(write_image))
{
    io_out(lamp,LED_DURAT);    // Indicate received an ACK or finished
    // sending packet for UNACK services.

    switch(image_state)
    {
        case set_offline:
        case set_appless:
        case recalculate_cs:
        case set_config:
        case set_online:
            image_state++;
            load_image = NEXT_TIME; // Time given until next operation.
            break;

        case load_info:
            if(((long unsigned) image_ptr) >=
                (( *(const long unsigned *) &codedata) +
                 ( (long unsigned) &codedata))) // Check for end of table
                image_state++; // This is the next step in the procedure
                // after loading data (i.e. load_info).
            else
                block_number++;
            load_image = NEXT_TIME; // Time given until next operation.
            break;

        case final_reset: // Installation complete.
            io_out(error_status, 0xc); // LED code for finished programming.
            break;
    }
}
}

```

```

when(resp_arrives(response_image))
{
  io_out(lamp,LED_DURAT);           // Indicate received a RESPONSE.
  switch(image_state)
  {
    case ck_firmware_ver:           // Must be same as firmware_version.
      if(resp_in.data[0] == firmware_version )
      {
        image_state++;             // Correct firmware version.
        load_image = 1;           // Advance to next step.
        break;
      }
      else                           // Wrong firmware version to program.
      {
        io_out(error_status, 0x0); // LED code for wrong firmware ver.
        wrongVersion = LEDflashTime; // Time to flash LEDs
        load_image = 0;           // Stop timer, stop operation.
        break;
      }

    case ck_model_no:               // Must be same as model_number.
      if(resp_in.data[0] == model_number)
      {
        image_state++;             // Correct model number.
        load_image = 1;           // Advance to next step.
        io_out(error_status, 0xe); // LED code for programming.
        break;
      }
      else                           // Wrong model_number to program.
      {
        io_out(error_status, 0x01); // LED code for wrong model number.
        load_image = 0;           // Stop timer, stop operation.
        break;
      }

    case clear_status:              // Neuron Chip errors cleared.
      image_state++;              // Advance to next step.
      load_image = 1;
      break;

  } // End switch().
}

when(timer_expires(wrongVersion))
{
  if( error_state == 0 )           // Wrong firmware version, flash I/O.
    io_out(error_status, 0xf);     // LEDs on?.
  else
    io_out(error_status, 0x0);     // LEDs off,
  error_state = 1 - error_state;   // Turn on.
  // Toggle for next time.
}

when(msg_fails)
{
  if(image_state == load_info)     // If loading when the message failed,
    image_ptr = last_image_ptr;    // send the same message again,
  load_image = 1;                  // after 1 ms.
}

when(msg_arrives) {}              // Catch all clauses.

when(msg_completes) {}

```

APPENDIX D

neitable.c

```
/*
*****
Filename: neitable.c
Last Modified: 9-16-98
Revision: 1.00
Copyright Motorola, Inc. 1998

Revision History:
    1.00 Initial Release.

Disclaimer:
Motorola reserves the right to make changes to this software without further
notice herein. Motorola makes no warranty, representation or guarantee
regarding the suitability of this software for any particular purpose nor
does Motorola assume any liability arising out of the application or use of
it, and specifically disclaims any and all liability, including without
limitation consequential or incidental damages.

Overview:
This program is used to convert a Motorola S-Record formatted NEI file into
an output table. The table is inserted in a MC143150 based node to program
MC143120 Neuron Chips. The table is written to an output file specified by the
user; the contents of this output file are then cut and pasted into the
downloader program of the MC143150. See Motorola LonWorks Technology Device
Data book's application note entitled "AN1251 Programming the MC143120 Neuron
IC" for complete details.

Limitations and Assumptions:
1. This program assumes input file is a LonWorks NEI file in the Motorola
   S-Record format.
2. This program assumes the user provided input filename, including extension,
   is a valid DOS file name and the file exists in the directory where this
   program is executed unless the appropriate path name is provided for the
   input file's location.
3. This program assumes the output file name is a valid DOS filename. The
   output file is created in the directory where this program is executed
   unless the appropriate path name is provided for the output file's
   location. If a file previously exists with the same provided output file
   name, it will be replaced, WITHOUT warning, with the new output file.
4. This program allows 50 characters for input and output path-file names.

Main Sequence Description:
# Display opening screen describing program's purpose.
# Prompt user for input and output filenames.
  Compare them and ensure they are not the same, if so, print error & abort.
# Open the input file, advise about problems if any.
# Go into the first pass while loop.
  * Read a line from the input S-Record file.
  * Check the first char of each line for an S, if not an S, report error
    & abort.
  * Process each line including performing a checksum calculation.
  * Count the table bytes.
  * Repeat until all S-Records are processed.
# Create the final output file.
# Write the sizes of the table at the top of the output file.
# Rewind the input file for the second pass.
# Go into the second pass while loop.
  * Read a line from the input S-Record file.
  * Process each line but no checksum calculation this pass.
  * Write the line to the output file.
```

```

* Repeat until all S-Records are processed.
# Close the input file.
# Close the output file.
# Print a completion message.

```

Error and Exception Handling:

1. If the input file can not be opened an error message is printed and program ends.
2. If a carriage return <CR> only is entered for either the input or output file names, no output file is generated and the program ends.
3. If a non S-Record formatted line is found in the input file, no output file is generated and the program ends.
4. If a checksum comparison fails for any S-Record formatted line, an error message is displayed indicating the line in which the error occurred. No output file is generated and the program ends.
5. If there is a problem reading a line of the S-Record file, a message indicating the problem is displayed, no output file is generated, and the program ends.

Conversion and Formatting Details:

The following is a detailed explanation of how the S-Record line is processed and converted to a printed table entry.

A line of the S-Record is read into the RawSrec[] buffer; since it is in hex-ASCII format, it is "packed" into a true hex format and stored in the PackSrec[] buffer.

The S-Record format is: SXNNAA BBDDDDDD...DDDCS where:

- S = Literal S, First character is always an S.
- X = Record type, ranges from 1 - 9, usually is a 1.
- NN = Hex number of bytes in this line of the S-Record, includes two byte address and one byte checksum.
- AA = MSB of hex address.
- BB = LSB of hex address.
- DD = Data in two byte pairs.
- CS = Two byte one's compliment checksum of the S-Record, NN...DD are checksummed.

```

Example: Raw S-Record: S105F0080A06F2
RawSrec[] = [S,1,0,5,F,0,0,8,0,A,0,6,F,2]
PackSrec[] = [S,1,5,F0,8,A,6,F2],
Note: SX is not altered.

```

Here a checksum is calculated on the packed form and compared to the appended checksum included in the S-Record line. Next, information is selectively extracted from the packed form and put into the Stage[] buffer (described in more detail below).

The MC143150 program which utilizes the output table from this program only programs ten bytes at a time over the network to the 3120 Neuron Chip for various timing reasons; however, a variable number of data bytes (32 max.) to be programmed may appear in an S-Record line with only one starting address at the beginning of the S-Record. The data extraction from the packed S-Record involves dividing the S-Record line into multiple ten (max.) byte entries each with destination sub-addresses and data byte counts which must be calculated. The structure of Stage[] buffer is shown below with some examples of processed S-Records.

```

Stage[] = [YY AA BB DD DD DD DD DD DD DD DD DD YY aa bb DD DD DD DD
DD DD DD DD DD YY aa bb DD DD DD DD DD DD DD DD DD YY aa bb DD DD].

```

Where:

YY = byte count to write (10 max.).
AA = MSB of 1st hex address provided in raw and packed S-Records.
BB = LSB of 1st hex address provided in raw and packed S-Records.
aa = MSB of sub-address calculated based upon total number of data bytes.
bb = LSB of sub-address calculated based upon total number of data bytes.

Examples:

S-record: S108F008F0EB00F0F63E
Stage[] = [05 F0 08 F0 EB 00 F0 F6].

S-record: S9030000FC
Stage[] = [0].

S-Record: S123F05F99FE760002713B7601027149760202715776030271657604027172760
02717F40
Stage[] = [0A F0 5F 99 FE 76 00 02 71 3B 76 01 02 0A F0 69 71 49 76 02 02 71
57 76 03 02 0A F0 73 71 65 76 04 02 71 72 76 05 02 02 F0 7D 71
7F].

The byte counts are calculated and written first, followed by the destination sub-addresses, and finally the data fields are written into the Stage[] buffer. The staging buffer is printed upon completion. The byte counts and destination addresses are printed in hex format while the data bytes are printed in decimal. There is a special printing case for the S9 reset record which causes a hex zero (0x00) to be printed on a line by itself.

*/

/* **** Compiler Directives **** */

```
#include <stdio.h>          /* Necessary include files.          */
#include <stdlib.h>
#include <string.h>
#include <math.h>
```

```
#define RAW_LENGTH      80    /* Buffer size raw S-record from NEI file.  */
#define PACK_LENGTH     45    /* Buffer size for packed S-record.         */
#define STAGE_LENGTH    60    /* Buffer size for staged table entry to   */
                                /* be written to output table file.       */
#define NAME_SIZE       51    /* Buffer size for filenames from user.    */
#define TRUE            1     /* Logic level definitions.               */
#define FALSE          0
```

/* **** Global Variables **** */

```
char RawSrec[RAW_LENGTH];    /* Place for raw S-Record coming in.      */
char PackSrec[PACK_LENGTH];  /* Place for S-Record storage after pack.  */
unsigned char Stage[STAGE_LENGTH];
                                /* Place for S-Record entry ready to be   */
                                /* written into output table file.        */
unsigned int  tbl_size;      /* Num of bytes written to output table.   */
FILE  *in_file;             /* Input file pointer.                    */
FILE  *out_file;           /* Output file pointer.                   */
```

/* **** Function Prototypes **** */

/* Note "udf_" indicates a user defined function, see declarations below. */

```
void udf_BannerScreen(void); /* Prints initial info about program.     */
void udf_GetFileNames(char *input_name, char *output_name);
```

```

                /* Prompts user for input and output file */
                /* names to use. */
void udf_OpenInputFile(char *input_name); /* Opens input file to read. */
void udf_FirstPass(char *input_name); /* Activities for 1st pass. */
                /* through input file. */
void udf_PrintSize(void); /* Prints size parameters at top of table. */
void udf_SecondPass(char *input_name); /* Activities for 2nd pass. */
                /* through input file. */

void udf_ClrRaw(void); /* Clears raw buffer. */
void udf_ClrPack(void); /* Clears packed buffer. */
void udf_ClrStage(void); /* Clears stage buffer. */
void udf_PackSrec(void); /* Not end of S-Record, pack this one. */
int udf_CheckSum(void); /* Calculate checksum on packed S-record. */
void udf_WriteByteCnts(void); /* Write byte counts into staging buffer. */
void udf_WriteAddr(void); /* Write sub-addrs into staging buffer. */
void udf_WriteData(void); /* Write data bytes into staging buffer. */
void udf_CountBytes(void); /* Counts num of bytes written to table. */
void udf_PrintEntry(void); /* Prints a table entry to screen, debug. */
void udf_Print2File(void); /* Prints a table entry to output file. */
void udf_CloseMsg(void); /* Prints a finished message. */

/***** Main Begins *****/
main()
{
    char in_name[NAME_SIZE]; /* Buffer for input file name. */
    char out_name[NAME_SIZE]; /* Buffer for input file name. */

    udf_BannerScreen(); /* Prints initial info about program.*/
    udf_GetFileNames((char *)in_name, (char *)out_name);
                /* Prompt user for input/output file names. */

    udf_OpenInputFile((char *)in_name); /* Open input file for reading. */

    tbl_size = 0; /* Initialize table size var before */
                /* 1st pass through input file. */

    udf_FirstPass((char *)in_name); /* Loop through file 1st time looking */
                /* for all S-records & counting bytes. */

    out_file = fopen((char *)out_name, "w");
                /* Create & open text file for writing. */

    udf_PrintSize(); /* Print sizes to top of output table. */

    rewind(in_file); /* Start over at top of input file. */

    udf_SecondPass((char *)in_name); /* Loop through file 2nd time */
                /* converting S-Records & writing */
                /* them to the output table file. */
    (void) fclose(in_file); /* Close the input file, done with it. */

    (void) fclose(out_file); /* Close the output file, done with it. */

    udf_CloseMsg(); /* Print a finished message. */

    return(0);
} /***** End Main *****/

/***** Function Definitions *****/

```

```

void udf_BannerScreen(void)          /* Prints an opening screen message. */
{
    printf("\n\nThis program generates a table to an output file from a ");
    printf("Motorola S-Record");
    printf("\nformatted NEI file. Rev 1.00, Motorola Inc. 1998");
}

void udf_GetFileNames(char *input_name, char *output_name)
{
    int string_result;
    /* Prompts user for file names.*/

    /* Get the input file name. */
    (void)printf("\n\nEnter the name of the input NEI file to use: ");
    fgets(input_name, NAME_SIZE, stdin);
    if (input_name[0] == '\n')
        /* If no file name is entered */
        {
            /* exit the program. */
            (void)printf("\nProgram Terminated.");
            exit(1);
        }
    input_name[strlen(input_name) - 1] = ' '; /* Get rid of last char that */
    /* fgets() appends. */
    /* Get the output file name. */
    (void)printf("\n\nEnter the name of the output file");
    (void)printf("\n\n(Note: Can not be the same as the input file name): ");
    fgets(output_name, NAME_SIZE, stdin);
    if (output_name[0] == '\n')
        /* If no file name is entered */
        {
            /* exit the program. */
            (void)printf("\nProgram Terminated.");
            exit(1);
        }
    output_name[strlen(output_name) - 1] = ' ';
    /* Get rid of last char that */
    /* fgets() appends. */
    /* Compare the input and output filenames.*/
    string_result = strcmp(input_name, output_name);
    if (string_result == 0) /* Strings are the same, not allowed. */
        {
            (void)printf("\nError: Input and output file names MUST be ");
            (void)printf("different!");
            (void)printf("\nProgram Terminated.");
            exit(1);
        }
}

void udf_OpenInputFile(char *input_name)
{
    /* Try to open the input file and */
    /* give feedback if unable to do so. */
    in_file = fopen(input_name, "r"); /* Open file for reading. */
    if (in_file == NULL)
        /* Print error message if can't */
        {
            /* open file. */
            (void)printf("Can not open %sto read input!\n", input_name);
            exit(8);
        }
}

void udf_FirstPass(char *input_name)
{
    /* Initial look at the input file. Looking for S-Record format, packing
    the S-Record and performing a checksum calculation. Processes the
    packed S-Record into the staging buffer to do an element count for
    tbl_size. */
}

```

```

unsigned int  done;
unsigned int  line_num;
char *read_result;

done = FALSE;
line_num = 0;
while (done != TRUE)
{
    udf_ClrRaw();
    read_result = fgets(RawSrec, sizeof(RawSrec), in_file);
                                /* Get line from NEI file.           */
    line_num++;                  /* Count the line numbers in case */
                                /* cksum error needs to be reported. */
    if(read_result == NULL)
    {
        if (feof(in_file) != 0) /* EOF will return a non-zero value.*/
            done = TRUE;        /* EOF reached.                   */
        else                    /* Problems occurred.             */
            (void)printf("An error occurred while reading %s.\n",
                input_name);
    }
    else                        /* An S-Record line was read.     */
    {                            /* Ensure it is S-Record format. */
        if ((RawSrec[0] != 'S') && (RawSrec[0] != 's'))
        {                        /* Handle non S-Record line.     */
            (void)printf("\nError: Non-standard S-record line found!");
            (void)printf("\nProgram Terminated.");
            (void) fclose(in_file);
            exit(1);
        }
        else
        {
            udf_PackSrec();      /* Not end of S-Record, pack this one.*/
            if (udf_CheckSum() != 0) /* Calculate checksum on          */
            {                    /* packed S-record.              */
                (void)printf("\nError: Checksum failed on line %d of %s!",
                    line_num, input_name);
                (void)printf("\nProgram Terminated.");
                (void) fclose(in_file);
                exit(1);
            }
            udf_WriteByteCnts(); /* Write byte counts to stage buffer. */
            udf_WriteAddr();    /* Write sub-addr to stage buffer.    */
            udf_WriteData();    /* Write data bytes to stage buffer.  */
            udf_CountBytes();   /* Count the table elements.          */
            udf_ClrPack();      /* Clear the packed S-Record.         */
        }
    }
}
}

void udf_PrintSize(void)
{ /* Prints the final size of the table and two additional numbers
   representing the table size in the form of (sz1, sz2). The variable,
   tbl_size, is the actual number of printed elements in the table. The
   final_size also includes the two (sz1, sz2) entries. Therefore
   final_size == tbl_size + 2 == (sz1 * 256) + sz2. */

    int final_size, sz1, sz2;

    final_size = tbl_size + 2; /* Calculate the final size. */
    (void)fprintf(out_file, "size: %d\n", final_size);
}

```

```

        /* Prints the final byte count. */
        sz1 = floor(final_size/256);          /* Calculate sz1. */
        sz2 = fmod(final_size,256);         /* Calculate sz2. */
        (void)fprintf(out_file, " %d, %d,\n", sz1,sz2);
        /* Prints the 2 table sizes. */
    }

void udf_SecondPass(char *input_name)
{
    /* Similar to first pass but NOT checking format or checksum this time.
       Processes the packed S-Record into the staging buffer for printing
       to output file. */

    unsigned int done;
    unsigned int line_num;
    char *read_result;

    done = FALSE;
    while (done != TRUE)
    {
        udf_ClrRaw();
        read_result = fgets(RawSrec, sizeof(RawSrec), in_file);
        /* Get line from NEI file. */

        if(read_result == NULL)
        {
            if(feof(in_file) != 0) /* EOF will return a non-zero value. */
                done = TRUE;      /* EOF reached. */
            else /* Problems occurred. */
                (void)printf("An error occurred while reading %s.\n",
                    input_name);
        }
        else /* An S-Record line was read. */
        {
            udf_PackSrec(); /* Not end of S-Record, pack this one.*/
            udf_WriteByteCnts(); /* Write byte counts to stage buffer. */
            udf_WriteAddr(); /* Write sub-addr to stage buffer. */
            udf_WriteData(); /* Write data bytes to stage buffer. */
            udf_Print2File(); /* Print stage buffer to output file. */
            udf_ClrPack(); /* Clear the packed S-Record. */
        }
    }
}

void udf_ClrRaw(void) /* Loads RawSrec buffer with all null */
{ /* characters. */
    unsigned char i;
    for (i=0; i<RAW_LENGTH; i++)
        RawSrec[i] = NULL;
}

void udf_ClrPack(void) /* Loads packed S-Record buffer */
{ /* with all null chars. */
    unsigned char i;
    for (i=0; i<PACK_LENGTH; i++)
        PackSrec[i] = NULL;
}

void udf_ClrStage(void) /* Loads staging buffer */
{ /* with all null chars. */
    unsigned char i;

```

```

    for (i=0; i<STAGE_LENGTH; i++)
        Stage[i] = NULL;
}

void udf_PackSrec(void)
{
    unsigned char j, k, m;          /* Pack the ASCII text S-record into  */
                                   /* true hex format.                    */

    PackSrec[0] = RawSrec[0];      /* The 'S' and type number are not   */
    PackSrec[1] = RawSrec[1];      /* altered.                           */

    j = m = 2;
    k = 3;

    while(RawSrec[j] != NULL)      /* Should be no null chars in S-record */
    {                                /* until the end.                      */

        if( (RawSrec[j] >= 'A') && (RawSrec[j] <= 'F'))
            /* Convert half of an ASCII pair to hex.*/
            RawSrec[j] = RawSrec[j] - 55;
        else
            RawSrec[j] = RawSrec[j] - 48;

        if( (RawSrec[k] >= 'A') && (RawSrec[k] <= 'F'))
            /* Convert other half of pair to hex.    */
            RawSrec[k] = RawSrec[k] - 55;
        else
            RawSrec[k] = RawSrec[k] - 48;

        PackSrec[m] = ((RawSrec[j] * 16) + RawSrec[k]);
            /* Convert the pair to a true hex value. */
        m++; j = j+2; k = k+2; /* Increment to next pair. */
    }
}

int udf_CheckSum(void)
{
    unsigned char m, cksum;        /* Calculates cksum on packed S-record */
    unsigned int cksumtot, value; /* & compares it to received checksum. */

    cksumtot = cksum = 0;
    for (m=2; m<PackSrec[2]+2; m++) /* Add up everything except          */
        cksumtot = cksumtot + PackSrec[m]; /* the first two chars SX and      */
                                           /* the appended cksum.             */
    cksum = (int)((~cksumtot) & 0x00FF); /* Take the 1's compliment and    */
                                           /* then the least sig byte.        */
    if(cksum == PackSrec[PackSrec[2]+2] ) /* Compare calculated cksum to    */
        value = 0; /* Checksum okay. */ /* the appended cksum.           */
    else
        value = 1; /* Checksum not okay. */
    return(value); /* Return pass(0) or fail(1). */
}

void udf_WriteByteCnts(void)      /* Writes the correct byte counts into */
{                                  /* their respective Stage[] locations. */

    signed char bytes2write;
    unsigned int tp;

    tp = 0;

```

```

udf_ClrStage();
bytes2write = PackSrec[2] - 3; /* Don't count the 1 byte checksum or */
while (bytes2write > 11)      /* the 2 byte initial addr.      */
{
    Stage[tp] = 10;
    bytes2write = bytes2write - 10;
    tp = tp + 13;
}

Stage[tp] = bytes2write;      /* Ten or less bytes to write. */
if (bytes2write == 0)        /* Case of no bytes to write ie S9 */
    tp = tp + 1;             /* record. Write an 0x00 and go to */
else                          /* the next S-record line.      */
    tp = tp + bytes2write + 3; /* +3 accounts for skipping over */
                                /* last 2 addr bytes & 1 space past */
                                /* last data.                    */
}

void udf_WriteAddr(void)      /* Calculates and writes the correct addresses */
{                               /* into their Stage[] locations.      */

    unsigned char bytes2write, i, j;
    unsigned int dig1, dig2, dig3, dig4, decimaddr, TempAddrs[4];

    dig4 = (PackSrec[3] & 0xF0) >> 4;
    dig3 = (PackSrec[3] & 0x0F);
    dig2 = (PackSrec[4] & 0xF0) >> 4;
    dig1 = (PackSrec[4] & 0x0F);

    decimaddr = (dig4 * 16*16*16) + (dig3 * 16*16) + (dig2 * 16) + dig1;
    TempAddrs[0] = decimaddr;

    i = 1;
    /* Calculate additional addresses if more than 10 data bytes. */
    bytes2write = PackSrec[2] - 3; /* Don't count the 1 byte checksum or */
    while (bytes2write > 11)      /* the 2 byte initial addr.      */
    {                               /* Calculate the decimal addresses. */
        TempAddrs[i] = TempAddrs[i-1] + 10;
        bytes2write = bytes2write - 10;
        i++;
    }

    Stage[1] = PackSrec[3];      /* First addr directly from packed S-rec. */
    Stage[2] = PackSrec[4];      /* Second byte of first addr.          */
    j = 14;                      /* Start out at 2nd addr to write.     */
    i = 1;                       /* Start with 2nd decimal addr to convert.*/

    /* Converts the additional decimal addrs to hex and writes them. */
    bytes2write = PackSrec[2] - 3; /* Don't count the 1 byte checksum or */
    while (bytes2write > 11)      /* the 2 byte initial addr.      */
    {
        Stage[j] = (short)((TempAddrs[i] & 0xFF00) >> 8); /* Addr MSB. */
        Stage[j+1] = (short)(TempAddrs[i] & 0x00FF); /* Addr LSB. */
        bytes2write = bytes2write - 10; /* Adjust bytes to write count. */
        j = j + 13; /* 13 = 2 addr, 10 data, */
                                /* and 1 byte count. */
        i++;
    }
}

void udf_WriteData(void)      /* Writes the packed data into the correct */
                               /* locations around the addresses and bytes */

```

```

{
    /* counts. */
    unsigned char i, j, k;

    j=0; k=5;
    while( (Stage[j]>0) && (j<40))
    {
        for (i=0; i<Stage[j]; i++)
        {
            Stage[j+3+i] = PackSrec[k];
            k++;
        }
        j = j + 13;
    }
}

void udf_CountBytes(void) /* Counts the number of bytes to be printed */
{ /* minus the two size indication bytes. */
    unsigned char i, j, k;
    unsigned char numchars;

    k=0; j=0;
    numchars = Stage[k] + 3; /* Stage[k] is a data byte count + 3 for the */
    /* 1 byte count + 2 addresses to be printed. */

    while (numchars > 3)
    {
        for (i=0; i<numchars; i++)
        {
            j++;
            tbl_size++; /* Count each byte that is printed. */
        }
        numchars = Stage[j] + 3;
    }

    if (PackSrec[1] == '9') /* This is the case of the S9, print "0x00". */
        tbl_size++; /* Count each byte that is printed. */
}

void udf_PrintEntry(void) /* Prints the Stage buffer to the screen */
{ /* for debugging only! */

    unsigned char i, j, k;
    unsigned char start;
    unsigned char numchars;

    k=0; j=0; start=0;
    numchars = Stage[k] + 3;

    while (numchars > 3)
    {
        for (i=0; i<numchars; i++)
        {
            if (i<3)
                (void)printf("0x%02X,", Stage[start + i]); /* Print hex. */
            else
                (void)printf("%3d,", Stage[start + i]); /* Print decimal. */
            j++;
        }
        numchars = Stage[j] + 3;
        start = j;
        (void)printf("\n"); /* Print new line. */
    }
}

```

```

    if (PackSrec[1] == '9')                /* This is the case of the S9, */
        (void)printf("0x00,\n");          /* print "0x00".          */
}

void udf_Print2File(void)                  /* Prints Stage buffer to the output file. */
{
    unsigned char i, j, k;
    unsigned char start;
    unsigned char numchars;

    k=0; j=0; start=0;
    numchars = Stage[k] + 3;

    while (numchars > 3)
    {
        (void)fprintf(out_file, " ");
        for (i=0; i<numchars; i++)
        {
            if (i<3)
                (void)fprintf(out_file, "0x%02X,", Stage[start + i]);
                /* Print first three numbers of each line in hex. */
            else
                (void)fprintf(out_file, "%3d,", Stage[start + i]);
                /* Print remaining number of each line in decimal.*/
            j++;
            tbl_size++;                      /* Count each byte that is printed. */
        }
        numchars = Stage[j] + 3;
        start = j;
        (void)fprintf(out_file, "\n");      /* Print new line.          */
    }

    if (PackSrec[1] == '9')                /* This is the case of the S9, */
        (void)fprintf(out_file, " 0x00,\n"); /* print "0x00".          */
}

void udf_CloseMsg(void)                   /* Prints an opening screen message. */
{
    printf("\nTable generation complete. Program Terminated.");
}

```

APPENDIX E CONFIGURING AND DOWNLOADING TO Neuron ICS

CONFIGURING

The MC143120 Neuron ICs are shipped from the factory with their communication channels set at 1250 kbps in differential mode. There are numerous applications in which Neurons ICs are used, so there are numerous transceiver types and communication data rates required for Neuron ICs. In most cases, the Neuron IC must be configured or loaded with an application program before it is soldered onto a finished PC board. There are various programming tools that are available to accomplish this task:

1. A LonBuilder Developer's Workbench, in conjunction with an M143120DWEVK or M143120FBEVK board for 32- or 44-pin Neuron ICs, respectively.
2. A single IC programmer from Echelon. This can only program new parts, or parts that are configured for 1250 kbps, differential mode.
3. A gang programmer from System General. This programmer can program up to eight new parts; parts must be configured for 1250 kbps, differential mode.
4. A new programming kit from Motorola; the MC143245EVK Gateway/Programmer, in conjunction with an M143120DWEVK or M143120FBEVK board for 32- or 44-pin Neuron ICs, respectively.

DOWNLOADER

Once a Neuron IC is configured and soldered onto a board with the correct communications properties, new application files might need to be downloaded for testing during manufacturing, or simply to upgrade applications. This can be accomplished with the following products:

1. A LonBuilder Developer's Workbench from Echelon.
2. A NodeBuilder tool from Echelon.
3. A network manager tool operating in a PC and connected through a gateway. There are various companies offering such products; Echelon, Metra, IEC, Dayton General Systems, Gesytec, Regulex, ISaGRAF, and others.
4. A programming kit from Motorola (the MC143245EVK Gateway/Programmer).

RECOVERY

If the communication property of a Neuron IC was set up incorrectly and needs to be reprogrammed; or worse, the Neuron IC is soldered on to a PC board and can not be communicated with, there are various ways to reestablish communication. The correct communications property can be recovered with one of the following tools:

1. A LonBuilder Developer's Workbench from Echelon.
2. A programming kit from Motorola (the MC143245EVK Gateway/Programmer).

This appendix discusses ways to configure and download files to Neuron ICs, but focuses only on Echelon's LonBuilder tool and Motorola's new MC143245EVK Gateway/Programmer tool. To use any other tool, consult their manufacturer's web site.

LonBuilder DEVELOPER'S WORKBENCH

The most versatile and powerful tool listed above is the LonBuilder Developer's Workbench; see Figure E-1. The LonBuilder workstation consists of numerous tools, both hardware and software, used in the development of LONWORKS technology products. The LonBuilder workstation is composed of the following tools:

- Software — editor, assembler, C-compiler, debugger, network manager, and protocol analyzer.
- Hardware — control processor, protocol analyzer, multi-node Neuron IC emulator cards, routers, and numerous types of transceivers.

The LonBuilder tool can be used to configure and download files into a Neuron IC. To accomplish this, the LonBuilder tool transceiver types must be compatible with the Neuron IC. In some cases, this is straight-forward, but in most cases, a router is needed to convert the LonBuilder tool's channel type to match the specific node type. Table E-1 gives examples of numerous configuration modes that can be achieved with the LonBuilder Developer's Workbench.

SETTING UP THE LonBuilder TOOL

CHANNEL PROPERTY TYPES

Table E-1 lists some of the more popular transceiver types that can be set up on the LonBuilder Developer's Workbench.

Table E-1. Transceiver Types

Name	Data Rate	Mode	Clock Speed	Comments
Default-78	78 kbps	Differential	10 or 5 MHz	Uses LonBuilder Tool backplane, no transceiver
Default-125	1250 kbps	Differential	10 or 5 MHz	Uses LonBuilder Tool backplane, no transceiver
TP78	78 kbps	Differential	10 or 5 MHz	Transformer
FTT10A	78 kbps	Single-Ended	10 or 5 MHz	FTT10A transformer
EIA-485-39	39 kbps	Single-Ended	10 or 5 MHz	EIA-485 IC card
EIA-485-78	78 kbps	Single-Ended	10 or 5 MHz	EIA-485 IC card
EIA-485-125	1250 kbps	Single-Ended	10 or 5 MHz	EIA-485 IC card
TP1250	1250 kbps	Differential	10 or 5 MHz	Transformer
PLT21	4800 bps	Special Purpose	10 or 5 MHz	Powerline
RF-49	4800 bps	Single-Ended	10 or 5 MHz	49 MHz RF

LonBuilder TOOL ROUTER CARD

A router is used when downloading channel properties or application files to an external node (target node) that does not match the transceiver type on the LonBuilder tool or network management tool. There are two sides to a router: Side A and Side B. Side A should have the same transceiver hardware as the LonBuilder tool's control processor/protocol analyzer card. In addition, Side A should match the channel properties set up for the network management tool and the protocol analyzer. Side B of the router should have a transceiver that matches the transceiver on the target node and its channel properties should be the same as those of the target node.

Router Channel Properties


The channel properties are the critical parameters that are set for the specific transceiver hardware. They include the data rates, *beta 1* and *beta 2* timers, preamble length, and the mode in which the Neuron IC is configured. A router consists of two Neuron ICs back-to-back, each having its own

transceiver. The following is an example of how a router can be configured.

1. Side A (backplane of LonBuilder tool or attached transceivers)
 - a. Select channel properties to match the transceiver type
 - b. Set up the network manager and protocol analyzer to match the channel properties of the transceiver, then install
2. Side B (transceiver on the LonBuilder tool's router card should match that of the target node)
 - a. Select channel properties to match the transceiver of the router's Side B

Table E-2. Examples of Router Transceiver Properties

Side A (LonBuilder Tool)	Side B and Target Node
1) Default-125 (Differential)	EIA-485 (Single-Ended)
2) TP78 (Differential)	FTT10A (Single-Ended)
3) FTT10A (Single-Ended)	TP1250 (Differential)
4) EIA-485 (Single-Ended)	TP78 (Differential)



NOTE: All cards on the LonBuilder tool indicated with the letter "T" must have the same physical transceiver type.

Figure E-1.

TWO DIFFERENT DOWNLOAD SCENARIOS USING THE LonBuilder DEVELOPER'S WORKBENCH

Configuring a new Neuron IC, or reconfiguring a previously configured Neuron IC.

1. Download communication parameters into a new Neuron IC. A new Neuron IC is 1250 kbps, differential mode. Example: Configure a new 44-pin MC143120E2 (FB suffix) to EIA-485-78 (78 kbps, single-ended mode)
 - a. Hardware tools required:
Motorola's M143120FBEVK (44-pin socket)
The LonBuilder tool contains a router:
Side A — backplane transceiver set at 1250 kbps
Side B — EIA-485 transceiver
 - b. Software Setup:
Set up router properties
Side A — default-125 (1250 kbps, differential direct drive)
Side B — EIA-485-125 (1250 kbps, single-ended) to match the transceiver on Side B and the new Neuron IC on the target EVK
 - c. Set up a target application hardware with the desired channel property (i.e., select EIA-485-78 — 78 kbps, single-ended).
 - d. Select target application hardware and select install. When asked to change communications properties, select yes.
 - e. This will download the EIA-485-78 into the target Neuron IC on the M143120xxEVK. Press reset on the EVK. The Neuron IC will come out of reset in the single-ended mode. If the SERVICE pin is pressed now, the LonBuilder tool will not detect it because of the single-ended mode. Remove power from the M143120xxEVK and change the slide switches S3 and S4 to match EIA-485 mode (single-ended). Restore power to the board and change the data rate on Side B of the router to EIA-485-78 (78 kbps). Press the SERVICE pin. The LonBuilder tool should detect the ID packet.
2. Change the channel property of a previously configured Neuron IC. Example: change from EIA-485-78 to TP78 (single-ended to differential).
 - a. Hardware tools required:
Motorola M143120FBEVK (for a 44-pin Neuron IC)
The LonBuilder tool contains a router:
Side A — default-125 (1250 kbps, differential direct drive)
Side B with three hardware optional transceivers — TP78 (78 kbps) transformer transceiver — EIA-485 transceiver — Direct drive transceiver from Motorola (M143204EVK)
 - b. Software Setup:
Set up router properties
Side A — default-125 (1250 kbps, differential direct drive)
Side B — TP78 or EIA-485-78 to match the transceiver on the Side B
 - c. Set up a target application hardware with the desired channel property (example: select TP78).

- d. Select target application hardware and choose install. When asked to change communications properties, select yes.
- e. This will download the example selection of TP78 into the Neuron IC on the MC143120EVK. Press reset on the EVK. The Neuron IC will come out of reset in the differential mode. If the SERVICE pin is pressed now, the LonBuilder tool will not detect it because of the differential mode. Remove power from the M143120xxEVK and change the slide switches S3 and S4 to match differential or direct connect mode. Restore power to the board and press the SERVICE pin. The LonBuilder tool should detect the ID packet.

The examples above show that the LonBuilder Developer's Workbench is a very powerful tool. The disadvantages of the LonBuilder tool are its size and complexity. These disadvantages are most apparent when being used by a manufacturing department or in a field environment.

CREATING A PHANTOM ROUTER

If your LonBuilder tool does not have a router board, a phantom router can be created, so the LonBuilder tool behaves as if a router is connected. In order to accomplish this, one of two hardware configurations can be used.

1. A direct connect board to access the LonBuilder tool's backplane. Motorola offers a direct connect board (the M143204EVK), as do some other companies.
2. All cards in the LonBuilder tool must have EIA-485 transceivers, allowing the communication data rates to be changed.

To create a phantom router on the LonBuilder tool, Side A of the router properties must match the data rate of the Neuron IC to be programmed and the backplane of the LonBuilder tool network manager. Side B must match the channel properties to be changed in the Neuron IC.

EXAMPLES

1. The LonBuilder Developer's Workbench has one M143204EVK direct connect board
New Neuron IC: 1250 kbps, differential — changing to 78 kbps, single-ended

Side A	Side B	Target Node Channel
1250 kbps, differential	78 kbps, single-ended	78 kbps, single-ended

2. The LonBuilder Developer's Workbench has one M143204EVK direct connect board
Neuron IC: 78 kbps, single-ended — changing to 39 kbps, single-ended

Side A	Side B	Target Node Channel
78 kbps, differential	39 kbps, single-ended	39 kbps, single-ended

3. The LonBuilder Developer's Workbench has EIA-485 boards
 New Neuron IC: 1250 kbps, differential — changing to 78 kbps, differential

Side A	Side B	Target Node Channel
1250 kbps, single-ended	78 kbps, differential	78 kbps, differential

Building the Phantom Router

Using the example below, create the phantom router.

The LonBuilder Developer's Workbench has one M143204EVK direct connect board connected to a M143120FBEVK.
 New Neuron IC: 1250 kbps, differential — changing to 78 kbps, single-ended

Side A	Side B	Target Node Channel
1250 kbps, differential	78 kbps, single-ended	78 kbps, single-ended

Channel Name: (Side A) Default-125

Backplane transceiver, bit rate of 1.25 Mbps, minimum clock rate of 10 MHz, transceiver type is Differential for direct connect.

Channel Name: (Side B) EIA-485-78

Backplane transceiver, bit rate of 78 kbps, minimum clock rate of 10 MHz, transceiver type is single-ended.

The steps used to create a phantom router are:

1. Define the channels if they do not exist.
2. Define the phantom router hardware.
3. Define the phantom router node specification.

In the steps below, the following names will be used:

Note: underline indicates input

1. Defining the Channels:

LonBuilder Tool Path Navigator

Navigator	Select Network
Network	Select Channel
Channel	Select Create

Channel Name: Default-125
 Std Xcvr Type: TP/XF-1250
 Enforce Std Type: Yes
 Comm Mode: Differential
 Comm Rate: 1250 kbps
 Min Clock Rate: 10 MHz
 Channel Name: EIA-485
 Std Xcvr Type: Custom
 Enforce Std Type: No
 Comm Mode: Single-Ended
 Comm Rate: 78.13 kbps
 Min Clock Rate: 10 MHz
 Avg Packet Size: 15
 Osc. Accuracy: 200 ppm
 Osc. Wakeup: 0 μs

2. Defining the Phantom Router Hardware:

LonBuilder Tool Path Navigator

Navigator	Select Router
Router	Select Target HW
Target HW	Select Create

Router HW Name: Phantom1
 Node Specs: Phantom
 HW Type: LONWORKS Router
 Side A
 Channel Name: Default-125 (backplane transceiver)
 Clock rate: 10 MHz
 Side B
 Channel Name: EIA-485-78 (single-ended)
 Clock rate: 10 MHz

When complete, the navigator menu will show the following:

Name	Type	Location	Status	To Do
Phantom1	LW Rtr	net	not loaded	install

3. Defining the Phantom Router Node Specification:

LonBuilder Tool Path Navigator

Navigator	Select Router
Router	Select Node Specs
Node Specs	Select Create

Router name: Phantom
 Router Type: Repeater
 Side A
 Subnet 1 name: default_subnet
 Subnet 2 name: zero_subnet
 Side B
 Subnet 1 name: default_subnet
 Subnet 2 name: zero_subnet
 Target HW: Phantom1

The phantom router will not be installed. However, the LonBuilder Developer's Workbench will act as if the phantom router is installed. Thus, communication parameters other than what the network manager is set up for can be downloaded.

LonBuilder Tool Path Application Node

Properties	Select Create
-------------------	----------------------

HW Property Name: 3120E210SE (MC143120E2FB 10 MHz single-ended)
 Neuron Chip: 3120E2 (MC143120E2FB)
 Input Clock Rate: 10 MHz
 Neuron Chip Firmware
 Firmware Version: 6

Target HW	Select Create
------------------	----------------------

App HW Name: 143238EVK (M143238EVK)
 HW Type: Custom Node
 Channel Name: EIA-485-78 (EIA-485 transceiver 78 kbps)
 HW Prop. Name: 3120E210SE

App Images	Select Create
App Image Name:	2in2out
App Image Origin:	Source Code

Node Specs	Select Create
Node Name:	2in2outH
App Image Name:	2in2out
Target HW:	143238EVK

When all the above is complete, the target custom node can be installed and its new communication properties and/or application code can be downloaded.

MOTOROLA'S MC143245EVK GATEWAY/PROGRAMMER

Motorola's MC143245EVK Gateway/Programmer is a new, low-cost, small-size, flexible tool. The MC143245EVK Gateway/Programmer, connected to an M143120DWEVK or M143120FBEVK Neuron IC evaluation board, can configure new or previously configured Neuron ICs, as well as download application files to nodes.

Configuring a New MC143120E2

Example: Configure a new 32-pin MC143120E2 (DW suffix) to EIA-485-78 (78 kbps, single-ended mode).

With all tools connected, and an MC143120E2 in the socket, start the PC's gateway programming application, and select the "Configure 3120" button in the dialog window.

Select the gateway's MC143150 channel speed.

Channel Speed: 1.25 Mbps <enter>

Select the new 3120 Configuration Options

Clock Frequency	<u>10 MHz</u>
Channel Data Rate	<u>78 kbps</u>
Mode	<u>Single-Ended</u>
Model	<u>E2</u>

The PC will transfer the channel configuration properties to the gateway and then prompt for the SERVICE pin switch to be pressed on the M143120DWEVK board. The gateway will automatically query the MC143120E2 part prior to programming to ensure it is the correct device (model and firmware version). The part is then configured with the new channel properties, and a pass/fail status is sent by the gateway to the PC for data logging.

The process can be repeated for the next MC143120E2 part by removing power from the M143120DWEVK board, placing the next device into the socket, restoring power, and pressing the M143120DWEVK board's SERVICE pin switch again. The gateway may remain connected to the PC for monitoring and logging the programming operations, or the gateway may be disconnected and operate as a stand-alone unit to continue configuring additional 3120 devices. In this mode of operation, the gateway LEDs for IO_0 and IO_1 provide pass or fail result indications, respectively.

Downloading an NEI (Application and Configuration) File to an MC143120E2

Example: Download a new 32-pin MC143120E2 (DW suffix) with an NEI file.

With all tools connected, and an MC143120E2 in the socket, start the PC's gateway programming application, and select the "Transfer NEI File" button in the dialog window.

Select an NEI file from the dialog window.

Select the gateway's MC143150 channel speed.

Channel Speed: 1.25 Mbps <enter>

Review the 3120 settings extracted from the NEI file including Clock Frequency, Channel Data Rate, Mode, and Model Number information; this information can not be changed.

The PC will first transfer the channel configuration properties to the gateway and then prompt for the SERVICE pin switch to be pressed on the M143120DWEVK board. The gateway will automatically query the MC143120E2 part prior to programming to ensure it is the correct device (model and firmware version). The NEI file is then transferred to the gateway and programmed into the MC143120E2. A pass/fail status is sent by the gateway to the PC for data logging after the programming process is completed.

The process can be repeated for the next MC143120E2 part by removing power from the M143120DWEVK board, placing the next device into the socket, restoring power, and pressing the M143120DWEVK board's SERVICE pin switch again. The gateway may remain connected to the PC for monitoring and logging the programming operations, or the gateway may be disconnected and operate as a stand-alone unit to continue programming additional 3120 devices with the same NEI file. In this mode of operation, the gateway LEDs for IO_0 and IO_1 provide pass or fail result indications, respectively.

MIP Guidelines and Design Issues

INTRODUCTION

The purpose of this application note is to discuss information about Echelon's Microprocessor Interface Program (MIP) not available in other application notes. It is not the intention of this document to explain what the MIP is, but rather to remove the mystery from considerations of its potential uses and to offer advice regarding its implementation. Users are sometimes confused into thinking that the MIP must be used when tying a host (another processor) to the Neuron[®] Chip. In many and possibly most cases, the parallel I/O model will suffice in place of the MIP.

This document will contrast the MIP with an application-level MIP, then provide details for helping a designer contemplating using the MIP. An application-level MIP uses the parallel I/O model built into the firmware of the Neuron Chip, and the designer must in essence write his or her own protocol to pass information to/from the host. The MIP/P50, MIP/P20, and parallel I/O model use the same

hardware interface. The MIP/DPS requires a dual-ported RAM.

This application note will provide a series of steps and checks necessary for the MIP to work on an MC68HC11 microprocessor. This information will prove useful for designers using other hosts as well.

Hardware interface between an MC68HC11 and Neuron Chip will be shown, as well as example code using the parallel I/O model.

REFERENCES

It is highly recommended that you review the application note entitled *Parallel I/O Interface to the Neuron Chip* (AN1208). This application note describes the parallel I/O object of the Neuron Chip, including specifics on the handshaking and token-passing process used to establish synchronization and prevent bus contention. This will be a good starting point before undertaking the MIP.

Table 1. MIP Reference Documentation

Source	Title
Motorola	Parallel I/O Interface to the Neuron Chip (AN1208)
Motorola	LONWORKS [®] Technology Device Data (DL159/D)
Echelon	LonBuilder [®] Microprocessor Interface Program (MIP) User's Guide
Echelon	LONWORKS Host Application Programmer's Guide
Echelon	LONWORKS Network Interface Developer's Guide
Echelon	Serial LonTalk [®] Adapter (SLTA/2) User's Guide

Table 2. On-Line Services

On-Line Services	Internet Address
Motorola Freeware 512-891-FREE (3733)	http://www.mcu.motsps.com/freeweb/
Motorola FAX Request Service (Mfax [™]) 602-244-6609	RMFAX0.email.sps.mot.com
Motorola LONWORKS: General Information and Data Sheets	http://motorola.com/lonworks
Echelon's LonLink 415-856-7538 General Inquiry 800-256-4LON (4566)	http://www.lonworks.echelon.com
LONMARK Association	http://www.LONMARK.org

Echelon, LON, LonBuilder, LonManager, LonTalk, LonUsers, LONWORKS, Neuron, 3120, 3150, and NodeBuilder are registered trademarks of Echelon Corporation.

LonLink, LonMaker, LONMARK, LONews, and LonSupport are trademarks of Echelon Corporation.

Use telnet to participate in discussions and ftp to download files and engineering bulletins. This data book, *LONWORKS Technology Device Data* (DL159/D), may be downloaded from the LONWORKS web site: <http://motorola.com/lonworks>.

The MC68HC3xx and MC68HC11 files are located on LonLink in the `mip3xx.zip` and `miphc11.zip` files, respectively. `mip3xx.zip` files include support for the MC68HC332, the MC68HC340, and the MC68HC360. In this document, MC68HC3xx is in reference to the MC68HC332, MC68HC340, and the MC68HC360 processors.

Echelon offers a two day class entitled *MIP and SLTA Advanced Training*.

AVAILABLE MIP PRODUCTS

As shown in Table 3, five types of MIPs are available from Echelon. Refer to the Echelon LONWORKS Products Databook for details on these products. The MIP/P20, P50, and DPS are software products. All three of these MIP products are licensed on a royalty basis from Echelon. There are no royalty fees on the first 100 copies. The MIP/P20 and P50 are packaged together. The MIP/DPS is packaged separately.

Table 3. MIP Products

MIP Products	Description
MIP/P50	MIP firmware for the 3150
MIP/P20	MIP firmware for the 3120
MIP/DPS	MIP firmware for the 3150 using Dual Port with Semaphores (i.e., Dual-Ported RAM)
LTS-10	SLTA on a SIM
SLTA	Typically connected to a PC

The LTS-10 and Serial LonTalk Adapter (SLTA) are sold in a single in-line module (SIM) package and external box, respectively. The LTS-10 SLTA core module is housed in a compact SIM and is used to build an SLTA. An SLTA is typically connected to a personal computer (PC). The LTS-10 and SLTA communicate to the host through an EIA-232 interface. This document references the three software MIP products, specifically the MIP/P20 and P50.

Most of the PC interface boards made today use the MIP/P50. These include boards from the following companies:

- Echelon
- Gesytec
- Metra
- Ziatech

Echelon's SLTA contains a special MIP which communicates serially to a PC. The LonBuilder Developer's Workbench interface board also contains a special version of the MIP firmware. A processor (such as an MC68HC11 or an MC68HC332) can be tied to the Neuron Chip running the MIP firmware, instead of a PC.

The PC or processor connected to the Neuron Chip is called the host processor. The MIP/P20 or MIP/P50 passes information to the host using the 11 I/O lines. The MIP/DPS uses the address lines, and the SLTA uses a Universal Asynchronous Receiver Transmitter (UART).

The MIP transfers parts of OSI layers 5 through 7 to the host. These layers mainly handle network variables and some network management of the Neuron Chip. When using the MIP, the Neuron Chip can be placed in either host selection or network interface selection. Typically, host selection is used. Host selection transfers the OSI layers as mentioned above to the host, increasing the number of network variables

supported from 62 to 4096. NOTE: The SLTA uses host selection. In addition, all network interfaces used with the Application Programming Interface (API) must use host selection.

It is possible to run the MIP and have the Neuron Chip do the addressing, but most of the benefits of the MIP are lost, such as increasing the number of network variables. Running MIP turns the Neuron Chip into a communication processor.

The MIP is a function call invoked in the reset "when" clause which never returns. Therefore, no other application can be used after the MIP function is called.

ADVANTAGES AND DISADVANTAGES OF USING THE MIP

Table 4 shows some of the advantages of the MIP and the application-level MIP. Table 5 shows the disadvantages.

Following are four reasons to use the MIP:

1. To increase the number of network variables from 62 to 4,096.
2. To increase throughput up to five times.
3. To decrease maintenance. It will eliminate the necessity of burning an (EP)ROM or flash for the Neuron Chip every time the application changes.
4. To use resources on the host.

One of the biggest advantages of using the MIP may be lower maintenance costs. Application code on the Neuron Chip is typically not updated. Therefore, most of the code changes are done on the host. This reduces maintenance costs significantly by having to change code only on the host and not on the Neuron Chip. If the code is never going to be changed, this may not be an advantage.

Table 4. Advantages of the MIP and Application-Level MIP

MIP	Application-Level MIP
Higher performance: 1–5:1 in throughput (packets/second)	
More network variables (4,096 versus 62)	
	No royalty fees
	May run other applications; not dedicated to MIP application
	Easier to implement
Code changes are done on the host, not the Neuron Chip	

Table 5. Disadvantages of the MIP and Application-Level MIP

MIP	Application-Level MIP
Costs in MIP and royalty fees	
No other applications can run	
	If using the MC143120, difficult to fit in other applications
	Maintenance costs in upgrading the Neuron Chip with new code
	Uses more memory (typically RAM) to buffer up data
More difficult to implement	

Echelon's MIP is provided in object code format. The application MIP may be a better choice for a simple gateway, as for example, into a foreign protocol.

The two main disadvantages of using the MIP are the cost, and the difficulty in implementation. The MIP host application is C language (C); intensive and complex. If host selection is turned on with the MIP, OSI layers 5 – 7 are transferred to the host and must be handled by the host. The long learning curve may increase development times.

Drivers are available for the PC, MC68HC3xx, and MC68HC11. The latter two come from the PC driver. All the DOS dependent code was taken out and then ported to these processors. The MC68HC3xx is documented through a `readme` file available with the MIP driver on Echelon's LonLink (or contact the LONWORKS support team in Austin). The MC68HC11 started with the MC68HC3xx files and then the lower-level routines were changed. When developing MIP code for the MC68HC11, use this application note, the MC68HC3xx documentation, and the MC68HC11 files (contact the LONWORKS support team in Austin). It should be noted that all of these files `miphcu.zip`, `mip3xx.zip` have NOT been fully tested and the routines to handle error conditions are left up to the user.

The DOS version has several more features than the current microprocessor versions such as being able to handle several error conditions by timing out. If needed, this will have to be added for the microprocessor's version. The I/O and various resources inside the host are set up for the specific application. It is not assumed that the user will use the application program and driver without modification. The application program and the driver are

only the starting points. Except for handling time-outs, the driver is set up so that it can be used with little modification.

The MIP driver code may require several thousand bytes to implement on the host, and the application code to use the driver may require even more. With all this in mind, the benefits as listed above must now be taken into consideration. Many customers have found that after proper implementation of the MIP, the time taken to learn the MIP is time well spent, and the code is easily modified.

BUFFER USAGE

Echelon has optimized the buffer transfer from the Neuron Chip to the output buffer by eliminating the need to write to user RAM before going to the host. Figure 1 shows the buffers in a Neuron Chip, and Table 6 shows the buffer sequence from network to host for both the MIP and application-level MIP. Host to network is the reverse step.

The sequence of reading a packet from the network is: the MAC processor reads in and checks for the CRC; if the CRC is correct, the MAC processor passes the information to the network processor which checks for the address. Next, for MIP/DPS, data is sent through the external data lines to a dual-ported RAM. For the MIP/P50 and MIP/P20, data is sent to the application processor and then to the host. For an application-level MIP, data (network variables and explicit messages) goes into memory (typically RAM) then is passed to the host. This means that an application-level MIP has one more step to write than the MIP/P20 and MIP/P50, and two more steps than the MIP/DPS.




Figure 1. Neuron Chip Buffers

Table 6. MIP vs Application-Level MIP Buffer Usage

Step	MIP/P20	MIP/P50	MIP/DPS	Application MIP
1	network buffer	network buffer	network buffer	network buffer
2	application buffer	application buffer	dual port RAM/host	application buffer
3	host	host		user memory
4				host

It should be noted that an MC143120 Neuron Chip with 1K of RAM may not have enough RAM to guarantee all of the packets on the network received. The problem is not with the MIP, but with available buffers needed by the three processors built into the Neuron Chip. An application-level MIP uses more memory to buffer the data before sending to the host.

The MC143120E2 contains 2K of RAM. The MC143150 has 2K of RAM on-board. With heavy traffic, 2K of RAM may still not be enough. The MC143150 has an external address/data bus which can be used to interface more RAM.

BENCHMARKS

Figure 2 shows the MIP versus Application-Level MIP Performances using unacknowledged service. Table 7 shows the MIP Performance Benchmarks using unacknowledged and acknowledged services. Application overhead should bring all these numbers down. These numbers should be used only for comparison among themselves. Specific applications will depend on many factors: speed of host, network traffic, number of buffers allocated in the Neuron Chip, and the host, to name a few.

SUGGESTIONS FOR DEVELOPING A MIP SYSTEM

Following are suggested steps in developing a MIP system. They are not necessarily in the order of performance, especially if a prototype is being developed to test out the feasibility of the system.

1. Determine whether the MIP is needed. A simple node may not need the MIP, whereas a node doing complex network management may benefit from it. Decide up front the requirements of the node. A prototype may be in order (with and without the MIP). Refer to the section on Advantages and Disadvantages of Using the MIP.
2. Design the overall architecture of the system. Decide which processor and software will be used. This choice will depend on factors such as speed, memory requirements, I/O, and code, just to name a few. An MC68HC3xx may be in order.
3. Pick the development tools to be used. More time was spent working around compiler, source level debugger, and target board problems than in debugging and writing code. If code is to be written code for anything but a simple MIP node, a good source level debugger is recommended. This will significantly decrease debugging time over the possibility of having to step through in assembly.




Figure 2. MIP vs Application-Level MIP Performance

Table 7. MIP Performance Benchmarks
(Using PC/386 Host at 25 MHz, Protocol Overhead of 9 Bytes)

		MIP/P20	MIP/P50	MIP/DPS	SLTA and LTS-10
Unackd	1-Byte Data	205	303	404	71
	8-Byte Data	205	289	396	71
	32-Byte Data	170	260	364	56
	228-Byte Data	103	158	149	22
Ackd	1-Byte Data	76	106	106	77
	8-Byte Data	74	103	103	71
	32-Byte Data	68	94	94	59
	228-Byte Data	47	55	55	22

A recommended sequence is to get your tools and your software structure (vectors, interrupts, and main program) running and debugged as quickly as possible. Before any serious debugging is done on your code, you need to be able to depend on your development tools. Remember, every software tool (compiler, linker, source level debugger, ...) differs from others. Do not assume your code will work flawlessly porting from one tool/host to another.

4. Design and implement the network interface.
5. Test the hardware.
6. Design the software.
7. Test the software.

From here, as during the previous stages, good standard practices are recommended, such as software and hardware reviews.

DEVELOPMENT TOOLS

It is recommended that the tools be in place before MIP development starts. The most time consuming part of working with the MIP is not with the program, but in setting up the hardware and software to support the microprocessor used. It is therefore recommended that your tools be fully set up before any serious MIP applications development gets under

way. If possible, understand your hardware and software tools before investing in them.

When porting "C" code from one compiler and/or host to another, expect to make some compiler/host dependent changes. These include:

- "C" portability: Most compilers today are ANSI C compatible. But C is not fully defined; for instance, bit fields and ordering of bits. The placement of bit 0 in a byte is compiler dependent, not "C" dependent. Typically, Motorola processor compilers place bits in a byte in the opposite order from Intel processors:
 Motorola bit 7 .. bit 0
 Intel bit 0 .. bit 7
 Echelon's available DOS MIP driver is written for a DOS machine, and care must be taken when porting to a Motorola processor. Some compilers have an option to arrange the bit order in either direction.
- Source Level Debugger (SLD): Typically the compiler and/or source level debugger are manufactured by a different company than the host emulator. Make sure the SLD supports the intended host emulator. Some SLDs use some of the resources of the host (I/O lines, software interrupts, ...).

When developing code for the MIP, software and hardware support for the tools is highly recommended.

HARDWARE

Address Decode

Figure 3 shows the block diagram of the interface circuitry between the MC68HC11 and the Neuron Chip. Figure 4 shows the detailed schematic. The address decode block addresses the Neuron Chip as two memory registers: one for the handshaking bit to see if the Neuron Chip is busy, and the other to pass/receive data. The Neuron Chip is decoded at 0x8000 – 0x87ff but only addresses 0x8000 and 0x8001 are used. The MC68HC11 has a multiplexed address/data bus, and the 74HC75 is used to latch A0.

MC68HC11-to-Neuron Chip Interface Reset Circuitry

Reset signals to and from the Neuron Chip are handled by additional logic as shown in Figure 4. There are two sources of reset for the MC68HC11 and the Neuron Chip. One source is internally generated by the MC68HC11 or Neuron Chip and the second source is externally generated by a Low Voltage Inhibit (LVI); for example, an MC33164 or a push-button reset switch. The MC68HC11 may reset the Neuron Chip but not vice-versa.

Additionally, resets may come from the Neuron Chip by means of a network management command being received over the LONWORKS network. This network management command causes the reset pin on the Neuron Chip to become an output, and be pulsed low for a short period of time. Due to the short duration of this pulse, this reset condition must be

latched (for instance, a 74HC74 D flip flop). The output of the D flip flop is then used to interrupt the MC68HC11 to notify the application program of this network management command. Since this signal is an interrupt to the MC68HC11, the IRQ pin must be held low until the interrupt is acknowledged by the interrupt service routine. The interrupt is then cleared by setting PD2 I/O pin low and restoring it back high in the interrupt service routine. Optionally, in case of multiple IRQ interrupts, the output of the flip flop may also be used as an input to another I/O pin (such as PD4) so that the interrupt service routine may determine the source of the IRQ interrupt.

The open collector device between the MC68HC11 reset pin and the Neuron Chip reset pin is used to prevent a Neuron Chip source reset from resetting the MC68HC11. When designing the reset circuit, the following factors must be taken into consideration:

- How much current the Neuron Chip can source.
- The saturation voltage of the LVI. This voltage will be current dependent.
- The voltage level the Neuron Chip will reset.
- The voltage level the Neuron Chip will output at reset.
- The current level at which any LEDs will turn on.
- Voltage drops across all components, including diodes and resistors.
- Any time constants (ex: RC networks).
- Saturation voltage of the open collector device.




Figure 3. MC68HC11-to-Neuron Chip Interface Block Diagram




Figure 4. MC68HC11-to-Neuron Chip Interface

SOFTWARE

Debug and Initial Set-Up

It is recommended that the hardware interface be debugged and the tools set up before any software effort is started. It is useful to attach a logic analyzer to the Neuron Chip's 11 I/O pins in order to understand the relationship between the Neuron Chip and the host. If a MIP is going to be used, first debug the hardware interface using only the parallel I/O model.

MC68HC11 and Neuron Chip Using an Application-Level MIP

Exhibits 1 and 2 show a sample Neuron C and MC68HC11 program, respectively, using a Neuron Chip's parallel I/O model. No MIP is used. The programs continuously pass data back and forth. The MC68HC11 sends eight bytes of data (0x50 – 0x57) to the Neuron Chip, which then sends four bytes of data back (0x0 – 0x3). This is continuously repeated.

Exhibit 3 shows the results of using a logic analyzer on the Neuron Chip's 11 I/O lines, triggering off of the rising edge of

CS. For the MC68HC11, Exhibits 1, 2, and 3 can be used as a guide to expectations for software, hardware, and debugging of an application-level MIP.

MIP/P20, P50 Driver

The DOS MIP driver was originally created by Echelon to run on a DOS machine using Echelon's Serial LonTalk Adapter (SLTA). It was modified for the MC68HC11 microprocessor. Echelon wrote the host application and driver programs to demonstrate the use of a host microprocessor, in their case a PC, using an SLTA or MIP. The SLTA uses a special version of the MIP firmware. Instead of using a parallel interface from the Neuron Chip, it uses a UART to provide serial data out. Echelon documents their host application program in a manual sent with the SLTA or MIP products.

The MIP driver on the MC68HC11 is written mostly in "C," the rest in assembly for handling interrupts, start-up files, and some of the I/O functions. There is a "tick" timer, typically in the range of 30 to 200 ms, which allows for the MC68HC11 application to read and write buffers to the MC68HC11 MIP driver.

MIP DETAILS

Host software is divided into two parts: the driver and the host application. The driver handles buffering packets and the interface to the Neuron Chip. This driver also ensures that the sequence of calls to the MIP and function calls from the host application are correct.

The driver will:

- Handle buffer request/response mechanism so application will not have to track it.
- Handle difference between application layer and link layer protocols. Our drivers will support only one application program.

The interface between the host application and the driver is called the Application-Layer Interface. The Application-Layer Interface passes parameters back and forth between the host application and the driver. For overall usage of the MIP driver, refer to the *LonBuilder Microprocessor Application Programmer's Guide*. There are four function calls between the host application and the driver:

- open*: initialize parameters. This call is used to allocate resources for operation of the driver and prepare the MIP interface to transfer data. This is typically called at the start of the program.
- close*: opposite of open. Deallocates resources used by the MIP driver. Typically not called or called if the program ends.
- read*: application reads data passed from the Neuron Chip from the driver's buffers.
- write*: application writes data to be sent to the Neuron Chip to the driver's buffers.

Formats of the data field being passed to or from the Neuron Chip are outlined in the *LONWORKS Host Application Programmer's Guide*. Additional information on network management commands and addressing structure formats are in Motorola's DL159 *LONWORKS Technology Device Data*, Appendix A.

The interface between the driver and the MIP is called Link-Layer Interface. Data is sent and received with the sequence of events between the driver and the MIP. There are two types of commands sent to the MIP, commands that stay local to the Neuron Chip (*niComm* command) and those that go out over the network (*niNetmgmt* command). Also a queue priority from the Neuron Chip must be requested (*TQ*:

transaction queue with a response to it, *NTQ*: non-transaction queue which uses unacknowledged service, *TQP*: with priority, *NTQP*: without priority).

MODIFYING THE MIP

Network management commands not handled by the Neuron Chip must be handled by the host. The user must save data passed in some of these commands and also respond to the Network Manager with the information requested by other network management commands.

In order to send a message over the MIP interface, the data must be enclosed with appropriate MIP header information. The header information includes length of the data and the addressing information for the message destination. The application software to handle these network management commands must be written.

To make this operation easier, one may use an example provided by Echelon to handle this operation. This example is included with the MIP product and also is available on the LonLink bulletin board service. The example consists of a series of "C" language source code files starting with the *HA.C* file. *HA.C* implements a very specific example for updating and displaying network variables, sending and receiving messages, and binding to other nodes through a DOS-based console. With some modification, some of the other functions called by *HA.C* may be used.

Files *NI_MSG.C* and *APPLMSG.C* may be modified, compiled, and linked with user code. The file *NI_MSG.C* contains user callable functions of *ni_init*, *ni_send_msg_wait*, *ni_receive_msg*, and *ni_send_response*. As their name implies, these functions may be used to initialize the network interface, send a properly formatted message over the interface, receive a message over the interface, and send a response over the MIP interface.

The file *APPLMSG.C* contains code to handle the network management commands to which the host computer must respond. These commands are *query_nv_config*, *nv_fetch*, *update_nv_config*, *query_snvt*, and *set_node_mode*.

Used with the above mentioned files are two C header files. These are *NI_MSG.H* and *NI_MGMT.H*. These files contain structure definitions and must be included in your C source file. NOTE: The data type definition of bits is little-endian bit ordering and must be reversed to big-endian bit ordering for Motorola microcontroller designs.

EXHIBIT 1
Neuron CHIP CODE USING PARALLEL I/O MODEL

```
/******  
Example program for a Neuron Chip in parallel I/O interface with an  
MC68HC11. The Neuron Chip is in slave B mode and the HC11 is acting  
as a master. The program enters in an infinite loop of read and write  
cycles.  
*****/  
  
#define maxin 10  
IO_0 parallel slave_b p_bus;  
  
unsigned char i=0;                // counter to fill buffer  
unsigned int len_out=4;          //number of bytes for input and output  
  
struct parallel_io  
{  
    unsigned char len;           // actual number of bytes in buffer  
    unsigned char buf[maxin];    // array to store data  
}pio;                             // name of structure  
  
when (io_in_ready(p_bus))  
{  
    pio.len = maxin;            // maximum input length  
    io_in(p_bus,&pio);          // read in data  
    io_out_request(p_bus);      // request to output  
}  
  
when (io_out_ready(p_bus))  
{  
    pio.len=len_out;            // number of bytes to be output  
    for (i=0; i<len_out; i++)   // fill buffer with data  
        pio.buf[i] = i;  
    io_out(p_bus,&pio);         // output data  
}
```

EXHIBIT 2
MC68HC11 CODE TO INTERFACE TO Neuron CHIP USING PARALLEL I/O MODEL

```

/*      description:  Use yes2.nc on a LB emulator.
           Transmits:  00, 01
                       length = 8
                       data = $50 - 57
           Receives:  00, 01
                       length = 4
                       data = 0,1,2,3
*/

/*****
   Example program for an MC68HC11 interfacing with a Neuron Chip.  The
   Neuron Chip is in parallel I/O slave B mode and the HC11 is acting
   as a master.  The program synchronizes the HC11 master and Neuron
   Chip slave and then enters an infinite loop of read and write
   cycles.
*****/

#define HS_MASK 0x01          /* mask for lSBit of control register*/
#define CMD_RESYNC 0x5A      /* initial command to synchronize neuron
                             chip */
#define CMD_ACKSYNC 0x07    /* synchronization acknowledge from
                             slave */
#define CMD_XFER 0x01        /* command to transfer data */
#define LENGTH_OUT 0x08     /* length of data transfer from master*/
#define EOM 0x00            /* end of message */
#define MAX_ 0x09           /* maximum size of data buffer */
#define DATA_REGISTER 0x8000 /* even address accesses data register*/
#define CONTROL_REGISTER 0x8001 /* odd address accesses handshake
                                 register*/

#define MASTER 1            /* token tracking for master write */
#define SLAVE 0            /* token tracking for master read */
unsigned char token;       /* tracks read and write cycles */
unsigned char *datareg, *hs; /* pointers for data and handshake
                              registers */

struct parallel_io        /* buffer for data transfers*/
{
  unsigned char len;      /* length of data transferred */
  unsigned char data[MAX_]; /* array to store data */
}pio;

/*****
   Verify the processors are synchronized before any data is
   transmitted.  The master sends the command to resynchronize until the
   slave acknowledges with CMD_ACKSYNC.  The master owns the token after
   resynchronization.
*****/

```

```

sync_loop()
{
    while (*datareg != CMD_ACKSYNC) {          /* loop until acknowledge
                                                received */

        hndshk();
        *datareg = CMD_RESYNC;                /* send command to resync */
        hndshk();
        *datareg = EOM;                       /* send end of message */
        hndshk();
    }
    token = MASTER;                          /* master owns token after reset */
}

/*****
Verify the slave is ready for the next byte transaction. Read the
control register of the slave which accesses the handshake signal
(least significant bit of the control register). Mask all bits but
the handshake bit and verify that the handshake signal has gone low.
*****/

hndshk()          /* infinite loop until the handshake bit goes low */
{
    while ((*hs) & HS_MASK);
}

/*****
Identify the owner of the token to determine if a read or write is
appropriate. If the master owns the token a write cycle is
performed; if the slave owns the token a read cycle is initiated.
This process prevents bus contention, as only the owner of the token
can write to the bus.
*****/

main_loop()
{
    while(1) {
        if (token == MASTER)                /* master owns the token */
            write();                         /* master writes to the slave */
        else                                  /* slave owns the token */
            read();                          /* master reads from the slave */
    }
}

```

```

/*****
The master owns the token at the start of this function, therefore,
the master can write to the bus. The buffer is filled, the command
to send data (CMD_XFER) is transmitted, the length (number of bytes
of data) is transmitted and the data is transmitted one byte at a
time. The handshake signal is monitored for low transition before
each byte transfer. After the data is transmitted, the token is
processed.
*****/

write()
{
    unsigned char send_data;
    make_buffer();          /* assign length and create data */
    hndshk();
    *datareg = CMD_XFER;   /* command to send data */
    hndshk();
    *datareg = pio.len;    /* send length of data to be
                           transmitted */
    for (send_data=0; send_data<pio.len; send_data++) {
        hndshk();
        *datareg = pio.data[send_data];    /* send data one byte at a time */
    }
    pass_token();         /* process the token */
}

/*****
Assign the data length. Fill the buffer with data before
transmitting. The data is ascii: P,Q,R,S,T,U,V,W.
*****/

make_buffer()
{
    unsigned char data_out;    /* counter for creating data */
    pio.len = LENGTH_OUT;     /* length of bytes of data */
    for(data_out=0; data_out<LENGTH_OUT; data_out++)
        pio.data[data_out]=(data_out+(0x50));    /* ascii output */
}

/*****
The slave has the token at the beginning of this function,
therefore, the master reads from the slave. If the first byte is
the command to transfer, read the length of data bytes to be
received, read each byte of data, then transfer the token to the
master. If the slave has no data to send, assume the command is a
NULL and simply transfer the token to the master. Always wait for
the handshake signal to be low before each transaction.
Note: No error checking is implemented to verify the command is a
NULL.
*****/

```

```

read()
{
    unsigned char cmd;                /* stores the command from the slave */
    unsigned char i=0;                /* counter to read in data */
    hndshk();
    if ((cmd = *datareg) == CMD_XFER) { /* slave has data to send */
        hndshk();
        pio.len = *datareg;           /* read length of data to be
                                        transferred */
        while (pio.len--) {           /* read in each byte of data */
            hndshk();
            pio.data[i]=*datareg;     /* put data in a buffer */
            ++i;
        }
    }
    pass_token();                     /* pass token to the master */
}

/*****
    Process the token.  If the master owns the token, send an end of
    message to the bus and then pass the token to the slave.  If the
    slave owns the token, simply pass the token to the master.
*****/

pass_token()
{
    if (token == MASTER) {           /* master owns the token */
        hndshk();
        *datareg = EOM;               /* write an end of message */
        token = SLAVE;               /* pass the token to the slave */
    }
    else                               /* slave owns the token */
        token = MASTER;              /* pass the token to the master */
}

main()
{
    datareg = (unsigned char*) DATA_REGISTER; /* data pnts to the data
                                                reg */
    hs = (unsigned char*) CONTROL_REGISTER;    /* hs pnts to the cntrl
                                                reg */
    sync_loop();                          /* synchronize the processors */
    main_loop();                            /* infinite loop of read/write
                                                cycles */
}

```

EXHIBIT 3
LOGIC ANALYZER READINGS FOR MC68HC11/Neuron CHIP USING PARALLEL I/O MODEL

Loc.	D7 – D0	CS	R/W	A0	Description
-4	01	0	1	1	
-3	01	0	1	1	D0 = 1, NC busy
-2	00	0	1	1	D0 = 0, NC ready
-1	5A	0	0	0	Write CMD RESYNC (5A)
Trig	5A	0	0	0	
1	01	0	1	1	D0 = 1, NC busy
2	01	0	1	1	
3	:	:	:	:	repeated
:	01	0	1	1	
16	00	0	1	1	D0 = 0, NC ready
17	00	0	1	0	
18	00	0	1	0	HC11 write EOM (00)
19	01	0	0	1	D0 = 1, NC busy
20	:	:	:	:	repeated
:	06	0	1	1	D0 = 0, NC ready
29	07	0	1	0	NC read CMD ACKSYNC
30	01	0	1	0	Note: This should have been 0 (EOM)
31	00	0	1	1	D0 = 0, NC ready
32	01	0	0	0	HC11 write CMD_XFER (01)
33	01	0	1	1	
34	:	:	:	:	repeated
:	01	0	1	1	
131	08	0	0	0	HC11 write length (8)
132	01	0	1	1	D0 = 1, NC busy
133	:	:	:	:	repeated
:	01	0	1	1	
159	00	0	1	1	D0 = 0, NC ready
160	50	0	0	0	HC11 write data (50)
161	00	0	1	1	D0 = 0, NC ready
162	51	0	0	0	(51)
163	00	0	1	1	HC11 write data
164	52	0	0	0	(52)
165	00	0	1	1	HC11 write data
166	53	0	0	0	(53)
167	00	0	1	1	HC11 write data
168	54	0	0	0	(54)
169	01	0	1	1	HC11 write data
170	55	0	0	0	(55)
171	00	0	1	1	HC11 write data
172	56	0	0	0	(56)
173	00	0	1	1	HC11 write data
174	57	0	0	0	(57)
175	00	0	1	1	
176	00	0	1	0	
177	00	0	0	0	HC11 write EOM (0)
178	01	0	1	1	D0 = 1, NC busy
179	:	:	:	:	repeated
:	01	0	1	1	
397	01	0	1	0	HC11 reads CMD_XFER (01)

Loc.	D7 – D0	CS	R/W	A0	Description
398	04	0	1	1	D0 = 0, NC ready
399	04	0	1	1	
400	04	0	1	0	HC11 reads length (4)
401	04	0	1	1	D0 = 0, NC ready
402	00	0	1	0	HC11 reads data (00)
403	00	0	1	1	D0 = 0, NC ready
404	00	0	1	1	
405	01	0	1	0	HC11 reads data (01)
406	02	0	1	1	D0 = 0, NC ready
407	02	0	1	1	
408	02	0	1	0	HC11 reads data (02)
409	02	0	1	1	D0 = 0, NC ready
410	02	0	1	0	
411	02	0	1	0	
412	03	0	1	1	HC11 reads data (03)
413	01	0	0	0	HC11 write CMD_XFER (01)
414	01	0	1	1	D0 = 1, NC busy
415	01	0	1	1	
:	:	:	:	:	
496	01	0	1	1	D0 = 1, NC busy

NOTES:

1. NC = Neuron Chip.
2. When A0 = 0, R/W = 1, CS = 0, HC11 reads data from D7 – D0.
3. When A0 = 0, R/W = 0, CS = 0, HC11 writes data to D7 – D0.
4. R/W in above table is with respect to the HC11; i.e., when R/W = 1, the HC11 is reading memory; when R/W = 0, the HC11 is writing memory.

LONWORKS[®] Distributed Node Crane Demonstration

INTRODUCTION

The use of distributed control networks for robotic type applications can greatly reduce wiring complexity and overall cost, and at the same time increase flexibility of deployment. This document describes a “crane-like” product based on LONWORKS technology, and illustrates an implementation of a LONWORKS distributed control network for robotic motion control.

The crane uses three motors to control x-y movement and z-axis movement, along with a solenoid-driven claw for picking up objects. These four units are networked to a joystick controller along with a voice annunciator and an Intelligent Card module (Figure 1). When the user deflects the joystick, the crane moves in the x-y plane. When the user presses buttons on the joystick, he or she may control the z-axis motor and the claw. The user is presented with audio feedback by the voice annunciator. The annunciator plays voice messages and recorded sounds, warning the user as he

or she attempts to move the claw beyond its “up” and “down” limits.

Before a user can control the crane with the joystick, the user must gain access to the system. The system becomes operational, termed “on-line,” when a valid Intelligent Card is inserted into an Intelligent Card Reader. The system is placed off-line and access is disabled when the card is removed. Voice messages alert the user to any system status changes.

This control network is based upon seven control nodes which communicate with each other. A node is defined as an autonomous processing entity containing a sensor, an actuator (or both), a transceiver for communicating on a common network, and a processor that runs the application program (Figure 2). For example, the joystick control node consists of a joystick for a sensor, an MC143150 Neuron Chip as the processor, and a twisted-pair 78 kbps transceiver to the network. The other nodes are: x-motor node, y-motor node, z-motor node, claw node, voice annunciator (NetTalker™) node, and an Intelligent




Figure 1. LONWORKS Distributed Node Crane Demonstration

Echelon, LON, LonBuilder, LonManager, LonTalk, LonUsers, LONWORKS, Neuron, 3120, 3150, and NodeBuilder are registered trademarks of Echelon Corporation.

LonLink, LonMaker, LONMARK, LONews, and LonSupport are trademarks of Echelon Corporation.




Figure 2. Generic Node

Card Reader node (Figure 3). The NetTalker Voice Recorder/Annunciator node is manufactured by Silverthorn; (303) 774-4966. Each node communicates its information to other nodes at a 78 kbps data rate on a twisted-pair wire network.

As discussed above, a Neuron Chip acts as the processing entity for each node. A Neuron Chip contains three 8-bit processors; two for communication and one for sense and control application processing. In the Crane Demonstration, two Neuron Chip versions are used: an MC143150 Neuron Chip accompanied by a 32K EPROM for external memory and an MC143120 Neuron Chip. Each offers 11 I/O pins providing interface options for sensors, actuators, and supporting electronics. Each Neuron Chip is embedded with a communications LonTalk[®] protocol firmware. The firmware, along with an appropriate transceiver, enables each Neuron Chip to propagate control information across the twisted-pair network. The information is expressed as Network Variables, and binding these Network Variables to one another enables communication between nodes.

To understand the flow of information between nodes, it is helpful to examine the role of each node. The Intelligent Card Module node contains both the Intelligent Card and its Intelligent Card Reader. The reader enables the 8-contact Intelligent Card to communicate with the network. The joystick control node processes a code sent from the Intelligent Card. If the code is valid, the joystick control node sends an on-line message to the other nodes. After each node goes on-line and sends acknowledgment back to the control node, the system is considered on-line. When the valid card is removed, the joystick control node sends an off-line message to the nodes and the system goes off-line. If a card is inserted and its code is not recognized by the joystick control node, no messages are sent and the system remains off-line.

Once access is gained to the system, the user is able to control the crane's motion. Inside the joystick are two potentiometers. Each provides an output voltage representing the joystick's deflection, one for the x-direction and one for the

y-direction (Figure 4). Each analog deflection voltage is converted to a digital representation. This information is input to the joystick Neuron IC, which then distributes the values across the network. At the x- and y-motor nodes, each deflection conversion is processed to yield a pulse width modulation (PWM) signal. The PWM signal controls motor speed. The greater the deflection of the joystick, the faster the motor turns. The joystick also controls motion in the z-direction using the "up" and "down" switches. In the current design, the z-motor speed (hence PWM signal) is fixed, but the direction of motion is determined from the switches. If the user holds down the "up" button, the claw moves up. If the user holds down the "down" button, the claw moves down. Again, the joystick control node monitors any changes of these switches and distributes resulting information to the network. A switch is used to control the claw. When the "open/close" switch is pressed, the claw toggles its state, opened to closed or closed to open.

As mentioned previously, a NetTalker node plays messages announcing system status. The joystick controller node communicates with the NetTalker, prompting "system on-line" and "system off-line" messages. The z-motor node also communicates with the NetTalker. Two switch inputs to the z-motor node's Neuron Chip detect limit violations in up and down directions, respectively. Any violation is communicated to the NetTalker which then informs the user of this violation.

CONTROL ARCHITECTURE

The following section discusses the control network's architecture. It is based upon a hybrid architecture scheme with two layers of control; access control and motion control (Figure 5). Motion control may be thought of as a subsystem of access control. After the user gains access control, he or she can exercise the motion control system. The access control system operates continuously, even while the motion control system is operating.




Figure 3. Crane Demonstration Control Network




Figure 4. Joystick User Interface




Figure 5. Access and Motion Control Layers

Each control layer operates according to its own scheme. Motion control is implemented through a distributed system whose actuator outputs are locally controlled by a microcontroller responding to sensor inputs, which are transmitted over a common network. In this architecture of motion control, each motor is controlled by a Neuron IC processing and responding to sensory inputs transmitted over the network from the joystick. Theoretically, motion control operates according to a master-slave scheme, with the joystick control node as the master. In practice, the joystick control node does not issue commands to the other nodes as in a master-slave system. The joystick control node directs sensory inputs from the user to the motors and solenoid. Each motor node drives the motor based on the information sent over the network and any local feedback. Thus, the system truly operates in a distributed or peer-to-peer fashion when performing motion control.

We now move to a discussion of access control. Each node responds to information transmitted over the network, but the information is system state information, not direct sensory information. The joystick control node processes the code from the Intelligent Card, determines the state of the system, and then sends a command to the other nodes. Thus, the joystick control node plays the role of a central processor assigned the task of network state management.

A hybrid control architecture results from utilizing the power of LONWORKS technology for both access and motion control. The LonTalk networking protocol supports network management services well-suited for access control communication. Briefly, these services are: installation and configuration of nodes, downloading of software, and diagnosis of the network. Using these services, the programmer can issue network management commands to turn each node on-line or off-line, and hence control access to the system. To implement these services, a dedicated node, called a network manager, is required. In our demonstration, the joystick control node acts as the network manager and contains application code to manage the state of the network.

It is possible to design the control system as a completely distributed peer-to-peer network with sensory information from the Intelligent Card Reader module node sent over the network to each node. Each node would then locally process the code, determine code validity, and "behave" accordingly as if it were off-line or on-line. In other words, sensory information from the joystick would be recognized at each node, but the node would not take any action if the code is invalid. From a programming standpoint, this approach requires additional application code. With the introduction of a network manager behaving as a central controller, the application code is much more compact and takes advantage of the LonTalk protocol.

A hybrid control architecture presents a number of advantages. Since motion control is distributed, control algorithms for each motor may be modified independently. For example, motion feedback for the x- and y-motors can be added to the system and only the code at each node requires a revision. In the case of access control, the joystick control node determines which Intelligent Card codes are valid. If codes are to be added, or if another access control scheme is to be implemented, only the joystick control node's application

must be modified. This is advantageous since in a completely distributed system, each node would have to be modified. Viewing the system from a failure standpoint, if a single motor node fails, the other motor nodes continue to function and only a single node needs replacement. The system is vulnerable to single point failure at the two nodes involved with access control, joystick, and Intelligent Card Reader nodes. If either fails, the user can not access the system.¹

NODE DESCRIPTIONS: FUNCTION AND HARDWARE

A description of each node in the LONWORKS Crane demonstration follows. These discussions will detail processing requirements, I/O and communication signals, and sensor/actuator interfaces. Note that each node, except the Intelligent Card node, contains an MC143150 Neuron Chip which runs on a 5 MHz input clock. The Intelligent Card contains a MC143120 Neuron Chip running on a 10 MHz input clock. For a summary of each node, including its function and hardware, see Table 1. For a summary of each node's application code size, see Table 2.

JOYSTICK CONTROLLER NODE

As discussed earlier, the joystick controller node is the central controller, functioning both as a network manager and as an interface between the user and the network. For the sake of clarity, we begin by describing this node as a user interface, and defer its network management role until the end of this section where we also discuss the Intelligent Card Module.

User-controlled joystick deflection and switch-state changes are sensed by the joystick controller node (Figure 6). A MC145053 serial analog-to-digital converter (A/D) referenced between ground and 5 V converts each of the joystick's analog potentiometer voltages to a 10-bit digital word. The MC145053 A/D samples the input potentiometer voltage at a rate of 10.7 kilosamples/sec. Using a serial peripheral interface (Motorola SPI) operating at 10 kbps, the Neuron IC communicates with the A/D. Every 50 ms the Neuron IC inputs the next A/D channel to be converted and reads the last conversion result. Two A/D channels are alternately converted; AN0 for the x-deflection and AN1 for the y-deflection. Hence, a new conversion result for each motor is acquired every 100 ms. The joystick controller node's Neuron Chip expresses each conversion result as a network variable (`nvoXDeflection` and `nvoYDeflection`), and sends that variable across the network for motor control. If a new conversion value is within ± 2 counts of the previous, it is not sent. The introduction of hysteresis into the application code accounts for error in A/D conversion and prevents unnecessary network traffic.

1. Computational and memory requirements are easily met by microprocessors, but a microprocessor does not have the communication capabilities of a Neuron Chip. The system designer must determine which approach is the most advantageous for a specific application.

Table 1. Node Application Code

Node	Application Program	Application Code Size	Storage Location	EEPROM Usage	RAM Usage	ROM Usage
Intelligent Card Module Node	carddbl.nc	98 bytes	On-Board EEPROM	260 bytes	676 bytes	N/A
Joystick Controller Node	joydbl.nc	1367 bytes	External ROM	203 bytes	1944 bytes	15423 bytes
X-Motor Node*	xmotdbl.nc	288 bytes	On-Board EEPROM	445 bytes	1429 bytes	N/A
Y-Motor Node*	ymotdbl.nc	285 bytes	On-Board EEPROM	442 bytes	1429 bytes	N/A
Z-Motor Node*	zmotdbl.nc	297 bytes	On-Board EEPROM	463 bytes	1437 bytes	N/A
Claw Node*	clawdbl.nc	96 bytes	On-Board EEPROM	303 bytes	1405 bytes	N/A
NetTalker	Interface File Only 150B_V03.xif	N/A	N/A	N/A	N/A	N/A

* Firmware exported applicationless, then the application code is loaded over the network to internal EEPROM.

Table 2. LonTalk Protocol Layering

OSI Layer	Purpose	Service Provided	Processor	
7	Application	Application Compatibility	Standard Network Variable Types	Application
6	Presentation	Data Interpretation	Network Variables, Foreign Frame Transmission	Network
5	Session	Remote Actions	Request/Response, Authentication, Network Management	Network
4	Transport	End-to-End Reliability	Acknowledged and Unacknowledged, Unicast and Multicast, Authentication, Common Ordering, Duplicate Detection	Network
3	Network	Destination Addressing	Addressing, Routers	Network
2	Link	Media Access and Framing	Framing, Data Encoding, CRC Error Checking, Predictive CSMA, Collision Avoidance, Priority, Collision Detection	MAC
1	Physical	Electrical Interconnect	Media-Specific Interfaces and Modulation Schemes	MAC, XCVR




Figure 6. Motion Control Distributed Network

When the joystick controller node is reset, initial potentiometer values are determined for each direction and sent out to the x- and y-motors (Figure 7). These values represent joystick center position offsets required for PWM signal calculations performed at the x-motor node and y-motor node, and are also polled by the motor nodes when each of them goes on-line.

Switch state changes from the “up,” “down,” and “open/close” switches are all directly sensed by the Neuron Chip’s I/O pins. These switch state changes are then cast as network variables (`nvoUpState`, `nvoDownState`, and `nvoOpClsState`) and distributed to the network. The joystick controller node also indicates to the NetTalker when the claw switch state has transitioned from open to closed and vice-versa. A network variable, `nvoSystemState`, conveys this information.

X-MOTOR NODE

When the user deflects the joystick to the right or left, the x-motor node moves the crane along its x-axis. The x-motor node includes an MC143150 Neuron IC, an H-bridge, circuitry for modifying I/O signals from the Neuron IC to the H-bridge, and a dc motor. A motor board houses the Neuron Chip, 32K EPROM, motor interface electronics, and protection circuitry. We will briefly describe the function of the H-bridge.

The Neuron IC generates I/O signals which control the H-bridge (Figure 10). Using a pulse width modulation scheme for motor control, a 19.53 kHz digital square wave signal is applied to the motor. By varying the pulse-width of the signal, or duty cycle, the speed of the motor is also varied. The direction of motor rotation is determined directly from the direction of current being pulsed through the motor. The joystick’s deflection voltage conversion and center position calibration value are used to calculate the duty cycle and, hence, motor speed. The direction of rotation is determined by


the sign of the difference between `nvoXDeflection` – `nviXCal` as expressed in the following formula:

$$\text{dutyCycle} = \frac{|\text{nviXDeflection} - \text{nviXCalibration}|}{2}$$

Note that the same relation applies to both the x- and y-motors.

It is useful to describe hardware non-idealities compensated for in the application code. The joystick outputs voltages ranging from 0 to 5 V, expressing deflections. Ideally, 2.5 V is output when the joystick is centered. In practice, voltages ranging from 2.2 to 2.6 V are observed. “Slop” in the potentiometer produces this error, which is represented by a deadzone of ± 200 mV. All potentiometer voltages within this zone are considered to express center point values and the motor is turned off. Beyond the deadzone, the analog potentiometer voltages directly map the duty cycle of the PWM signal (Figure 9).

Another important hardware issue concerns the H-bridge electronics. When the user switches joystick direction, the motor must follow. To change the motor’s direction of rotation, the H-bridge reverses current pulsed through the motor. We found that before a direction change can occur, all the H-bridge transistors must be turned off, and any residual current must bleed off. If one of the transistors continues to conduct a small amount of current while another one in a series with it is turned on, a direct path from V_{DD} to ground results. Current conducted along this path exceeds the capacity of the transistors and damages the H-bridge. To protect against this, the application code first turns off all of the transistors, and then waits 518 ms before any others are turned on.



Shown is the communication flow as the joystick control node manages access control. The joystick processes a code sent from the Intelligent Card Reader node. If the code is valid, the joystick control node sends an "on-line" command to all the motion control nodes.

Figure 7. Centralized Access Control




Figure 8. Information Flow After Joystick Controller Node Is Reset





Figure 9. Joystick Controller Node: Sensor Signals, Neuron Chip, and Network Variables



The single input network variable indicates independent control of this motor. The prime notation is used for the H-bridge input signals to note the omission of interface circuitry in the diagram. The PMOS control signals have been level-shifted and the PWM current signals have been amplified.

Figure 10. X-Motor Node




Figure 11. Joystick Analog Output and Resulting H-Bridge PWM Control Signal Diagram

Y-MOTOR NODE

In the same fashion as the x-motor node, the y-motor node moves the crane along the y-axis. As the user deflects the joystick front and back, the crane moves forward and reverse. Since the y-motor node is functionally equivalent to the x-motor node, the same motor boards and accompanying dc motor are used. In addition, the application code is completely analogous to the x-motor node. The reader is referred to the previous section for further description of the y-motor node and hardware issues.

Z-MOTOR NODE

The z-motor node moves the claw up and down along the z-axis. The user presses two switches on the joystick to produce the motion, right switch to move to claw up, and left to move the claw down. Although processing requirements differ from the x- and y-motor nodes, an equivalent motor board and dc motor are used. In the case of this node, the motor speed is fixed. Thus, only direction signals are processed. The network variables `nviUpState` and `nviDownState` serve to select the direction of current flow

through the H-bridge circuit, and hence the direction of the motor (see Figure 8).

The z-motor node incorporates up and down limit detection, accomplished by two switches which feed back limit violations to the Neuron Chip's I/O. For example, if the claw is brought down beyond its limit, a switch closes. The Neuron IC processes the feedback signal and directs the motor to stop and then reverse for approximately 250 ms. A similar scheme is employed in the up direction. Limit violations are

communicated to the NetTalker, which alerts the user with audible tones.

In the z-motor node (Figure 12), two network variables are used to control up and down motion along the z-axis at a fixed speed. Again the prime notation is used for the H-bridge input signals to represent the omission of level shifting and driver circuitry. In the z-motor signal diagram (Figure 13), note that the duty cycle of the PWM signal remains constant, indicating a fixed motor speed, and is set at 80%.




Figure 12. Z-Motor Node




Figure 13. Z-Motor Node H-Bridge PWM Control Signals

CLAW NODE

At the claw node, open/close switch level changes from the joystick are processed. Expressed as `nviOpClsState`, detected switch-level changes toggle the claw open and closed. A motor board is also used at this node, but it drives a solenoid rather than a dc motor. Only half of the H-bridge circuit is driven by a Neuron IC (Figure 10). When the used section is conducting, the solenoid closes the claw. When the H-bridge is off, the claw is open.

In the claw node diagram (Figure 14), note that one half of the H-bridge is conducting to close the claw. When the claw is open, the H-bridge is not conducting. In Figure 15, note that the claw is closed when `a_top_out'` is low and `b_bot_out'` is high.

INTELLIGENT CARD READER NODE

The user accesses the system using the Intelligent Card module node. This node has two members, an Intelligent Card and an Intelligent Card reader. The Intelligent Card houses an

MC143120 Neuron Chip and provides an 8-contact footprint based on International Standards Organization (ISO) standard. The Intelligent Card reader enables the Intelligent Card to communicate with the network. The reader contains external circuitry for the MC143150 Neuron Chip such as an oscillator circuit, undervoltage sensing circuit, and communications port protection circuitry, as well as switches for the service and reset lines. The Intelligent Card is configured to operate from a 10 MHz clock and transmits data at a rate of 78 kbps. Once inserted into the reader, the Intelligent Card may communicate with the other nodes on the network.

Upon insertion, the Intelligent Card resets, and after waiting for 100 ms, it sends its two-byte code, expressed as `nvoCardCode`, to the joystick controller node. The delay is added to allow the joystick controller Neuron Chip to complete its initialization when either the joystick controller node is reset, or the system powers up. If the joystick controller node




Figure 14. Claw Node




Figure 15. Claw Node H-Bridge Control Signals

recognizes the card code network variable, it returns a network variable to the Intelligent Card, `nvoOnline`, and begins its on-line sequence. Once `nvoOnline` is received by the Intelligent Card, the card begins to send out a heartbeat, or beacon signal, every 100 ms. The signal is expressed as `nvoCardBcn`, and its values toggle between “0” and “1” updated every 100 ms. The joystick controller node sets a 250 ms timer each time it receives a beacon signal. If an update is not received within 250 ms, the joystick controller Neuron IC polls the card for its code to determine if the card has been removed. If the poll fails, removal is confirmed and the joystick controller node initiates its off-line sequence.

It should be noted that the Intelligent Card has the potential to contain significantly more access or user information, as necessary. For example, each card could contain the user's identity, as well as information about how long the user is allowed to access the demonstration. A host of implementations are possible, and simply require additional code at both the joystick controller and Intelligent Card nodes. Furthermore, secured communication can be implemented through the use of authenticated messaging services as discussed in other sections of this data book.

JOYSTICK CONTROLLER NODE FOR ACCESS CONTROL

In the discussion of control network architecture, we addressed the role of the joystick controller node as a network manager, explaining that with a network manager we could exercise network management functions provided by the LonTalk Protocol to turn a node online or offline. To communicate network management messages, a specific messaging service is required. Rather than using network variables, explicit messages are sent. We will not attempt to discuss the difference between network variables and explicit messages, and instead refer the reader to the *Neuron C Programmer's Guide*, Chapter 4, for a complete discussion. The following sections describe one way to implement the network management function to turn the nodes on-line and off-line.

As stated earlier, the joystick controller node sends out a network variable, `nvoOnline`, to initiate a beacon signal transmitted from the Intelligent Card. Prior to sending out `nvoOnline`, the joystick controller node first sends out a broadcast message to all the nodes (x-motor, y-motor, z-motor, claw, and NetTalker) instructing them to go on-line. The joystick controller Neuron IC then queries each node to determine if the node has successfully gone on-line. If any node replies incorrectly to the query, the query sequence is carried out again for each node. If, after the second query sequence, one or more nodes has not gone on-line, the joystick controller node decides that an error has occurred and prompts the NetTalker (via `nvoSystemState`) to announce “on-line error.” If the NetTalker itself is in error, the voice message can not be announced. If the on-line task is successfully completed, a fully functional system is enabled for the user.

When the card is removed, the joystick controller node polls the Intelligent Card to obtain the card's code. Poll failure

prompts an off-line sequence by the joystick controller node. The NetTalker is instructed to announce a “system off-line message.” The off-line sequence is completely analogous to the on-line sequence above, except that the nodes are instructed to go off-line. Note that in the event of an on-line error, the NetTalker is not prompted to announce a message since it should already be off-line.


It is important to note application code storage locations as listed in Table 1. Although the three motor nodes and the claw node use a MC143150, which requires external memory, the application code for each node resides within 512 bytes of EEPROM internal to the MC143150. Through code optimization and judicious assignment of network parameters (domain size, address tables entries, etc.), we were able to compile and link the code to fit within the internal EEPROM. We have also included a listing of the complete memory requirements for each node. For a memory allocation overview of the MC143120 and MC143150, the reader is directed to Section 3 of this data book.

Since the application code for many of the nodes is small enough to fit within 512 bytes, MC143120 Neuron Chips may be used instead of MC143150 Neuron Chips. Accordingly, we have developed motor interface boards using MC143120s for future applications.

NETWORKING

The Neuron Chip implements a complete networking protocol (LonTalk) using two of the three on-chip processors (Network and MAC processors). This networking protocol follows the ISO Open Systems Interconnection (OSI) reference model for network protocols; it allows application code running the application processor, to communicate with applications running on the other Neuron Chip nodes elsewhere on the same network. Application level objects, network variables, and message tags enable communication.

The LonTalk protocol provides four types of messaging services: acknowledged, request/response, unacknowledged, and unacknowledged-repeated. The Crane network uses three of these messaging services. The first two service types are end-to-end acknowledged. With the acknowledged service (ACKD), a message is sent to a node or group of nodes, and individual acknowledgments are expected from each receiver. If the acknowledgments are not all received, the sender times out and retries the transaction. The number of retries and the time-out are both selectable. The acknowledgments are generated by the network processor without intervention of the application. With the second type of service, request/response (REQUEST) a message is sent to a node or group of nodes, and individual responses are expected from each receiver. The incoming message is processed by the application on the receiving side before a response is generated. The same retry and time-out options are available as with ACKD services. Responses may include data. In the final type of messaging service, unacknowledged (UNACKD), a message is sent once to a node or group of nodes, and no response is expected.



For messages with a high transmission rate, and a low application sensitivity to its loss, an UNACKD messaging service is selected. For messages with a low transmission rate and a high application sensitivity to its loss, ACKD service with three retries is selected.

Figure 16. Messaging Service Selection

Two factors were considered when selecting messaging services for network variables: application sensitivity to message loss and transmission rate. These factors are directly linked. An application receiving a network variable with a low transmission rate will be more sensitive to its loss. The application will not receive an update of the network variable soon enough to compensate for the loss. For applications sensitive to a message loss and which have a low transmission rate, an ACKD service with three retries was selected.

In the case of joystick center calibration values, for example, `nvoXCal` and `nvoYCal`. Each is sent from the joystick controller node when the joystick controller node is reset. If any network variable is lost, the PWM signal is calculated with preprogrammed defaults. This introduces an error in motor speed. A motor could be moving while the joystick is in the center position. Also, these calibration variables are not sent at any other time from the joystick unless polled by the x- or y-motor nodes. As a result, a message loss will not be corrected for by another update. Based on the criteria outlined above, an ACKD service is well suited for transmission of `nvoXCal` and `nvoYCal`.

Looking at the other end of the spectrum, messages that have relatively high transmission rates, and whose receiving application's sensitivity to message loss is low, are sent using an UNACKD service. Using an UNACKD service reduces the traffic on the network by a factor of two at a minimum. If a node sends the network variable to "x" number of nodes using an ACKD service, this node will receive "x" number of responses. Therefore the total end-to-end traffic for this example is "x+1" messages. Using an UNACKD service reduces the traffic to one message per network variable, since acknowledgments are not sent.

Using an UNACKD service works well for transmitting joystick deflection values. A new joystick update for a given direction is received every 100 ms.² The messages are sent often enough while the user is deflecting the joystick that another update easily compensates for any message lost during transmission. Another key consideration for network bandwidth is the frequency (number) of joystick controller transmit updates. The Neuron IC could be set up to output whenever it receives a change from the joystick. This could result in the Neuron IC outputting a packet on the average of every 10 ms. This would saturate the network. To avoid this, the Neuron IC can be programmed to output a sample at a given rate. We selected this approach in our demonstration, and an update rate of 100 ms proved adequate. See Table 3 for a description of all the network variables, messaging services, and approximate transmission frequency.

The LONWORKS crane network transmits data over a twisted-pair channel. A twisted-pair network is easy to implement and supports a data rate of 78 kbps, more than adequate for the network throughput required for this control network.

Although we developed a very simple selection criteria for network variable messaging service selection, the criteria has proven to be quite effective based on the statistics given above. During the development of the crane demonstration, the joystick deflection network variables, `nvoXDeflection` and `nvoYDeflection`, were sent using the ACKD service.

2. A joystick deflection update is not transmitted if its count value is within ± 2 of the previous. Therefore the maximum update rate for a given direction is 100 ms.

The resulting traffic overloaded the network, resulting in deflection values losses and producing erratic motor speeds.

A network designer must examine the trade-off between network traffic and end-to-end reliability, and select the messaging services accordingly.

Table 3. Network Variable Summary

Network Variable	Type	Range (in Hex)	Voltage Range	Joystick Hardware Description	Input/Output
nvoXDeflection	SNVT_count	0000 – 03FF	0 – 5 V	left limit – right limit	UNACKD
nvoYDeflection	SNVT_count	0000 – 03FF	0 – 5 V	back limit – front limit	UNACKD
nviXDeflection	SNVT_count	0000 – 03FF	0 – 5 V	left limit – right limit	
nviYDeflection	SNVT_count	000 – 03FF	0 – 5 V	back limit – front limit	
nvoUpState	SNVT_lev_disc	ST_OFF – ST_LOW	0 – 5 V	switch closed – switch open	ACKD
nvoDownState	SNVT_lev_disc	ST_OFF – ST_LOW	0 – 5 V	switch closed – switch open	ACKD
nvoOpClsState	SNVT_lev_disc	ST_OFF – ST_LOW	0 – 5 V	switch closed – switch open	ACKD
nviUpState	SNVT_lev_disc	ST_OFF – ST_LOW	0 – 5 V	switch closed – switch open	ACKD
nviDownState	SNVT_lev_disc	ST_OFF – ST_LOW	0 – 5 V	switch closed – switch open	ACKD
nviOpClsState	SNVT_lev_disc	ST_OFF – ST_LOW	0 – 5 V	switch closed – switch open	ACKD
nvoXCal	SNVT_count	0000 – 03FF	0 – 5 V	joystick start-up x position data	ACKD
nvoYCal	SNVT_count	0000 – 03FF	0 – 5 V	joystick start-up x position data	ACKD
nviXCal	SNVT_count	0000 – 03FF	0 – 5 V	joystick start-up x position data	ACKD
nviYCal	SNVT_count	0000 – 03FF	0 – 5 V	joystick start-up x position data	ACKD
nvoCardCode*	SNVT_count	0022		programmed card code	ACKD
nviCardCode	SNVT_count	0022		programmed card code	
nvoCardBcn	SNVT_count	0000 – 0001		card beacon signal	UNACKD
nviCardBcn	SNVT_count	0000 – 0001		card beacon signal	
nvoOnline	SNVT_count	0000 – 0003		online sequence completion flag	ACKD
nviOnline	SNVT_count	0000 – 0003		online sequence completion flag	
nvoSystemState	SNVT_count	0000 – 0005		online and offline indication to NetTalker node	ACKD
nvoMaxLimit	SNVT_count	0000 – 0005		z-motor up and down limit detection	ACKD
NV_play_NT150	SNVT_count	0000 – 0005		NetTalker message play variable	

*Note that only one retry is specified.




Figure 17. Network Variable Schematic

Installation of Neuron[®] Chip-Based Products

INTRODUCTION

For many years, communications standards development efforts have worked toward the goal of creating a structured framework in which networking products from different manufacturers function and interact reliably. However, because manufacturers' implementations of standards specifications differ, significant engineering effort must be expended to achieve *multi-vendor* network compatibility. Often the end results of this effort, described as "custom interface products" or "gateways," are difficult to design and maintain and are so specialized that economies of scale can not be realized. The end users of such systems then pay the extra penalties associated with installation and support.

LONWORKS[®] technology supports many network installation scenarios pertaining to distributed control networks. Through LONWORKS technology, networks of distributed CPUs or nodes may be implemented in true peer-to-peer topologies in which no single device serves as the conduit for network communications and processing. By contrast, other communications technologies are distributed at the physical layer (through mux wiring, for example), but use master/slave or centralized communication protocol schemes for information processing. It is possible to implement LONWORKS technology-based networks in this manner, but reliability and flexibility are greatly enhanced when processing is distributed rather than centralized.

"Interoperability" describes the ease with which one manufacturer's network product can work with another's network product. The degree of interoperability is generally accepted as one measure of a communications technology's superiority. In true "plug and play" scenarios, products can simply be physically connected and the network functions as desired. Except for specialized circumstances, "plug and play" functionality has been difficult or impossible to achieve when using products from different suppliers to solve a distributed communications and control problem.

The Neuron IC comes embedded with communications software, called the LonTalk[®] protocol, which assures a certain degree of interoperability. However, the LonTalk protocol gives the system designer tremendous flexibility in creating either a closed (non-interoperable) or open (interoperable) distributed control and processing network. This document will detail some installation options available through LONWORKS technology and the impact on interoperability.

INSTALLATION BACKGROUND

The advent of distributed control systems and networks created a need to develop methods of assigning and updating certain network and node specific parameters: communication data rates, addresses (source and destination), and message specific services such as acknowledged or unacknowledged, number of retries, delays waiting for responses, etc. In more complex systems, such as those LONWORKS technology is designed to support, the assignment of network parameters is further complicated by the need to support different media such as twisted-pair, RF, and power-line. The method of the assignment of network parameters to each node is key to the installation process, and after installation, significantly impacts system interoperability.

The process of assigning network and node specific parameters is referred to as "installation." Five installation scenarios are possible using LONWORKS technology:

1. Factory or pre-installation
2. Self-installation
3. Neuron Chip-based installation
4. Neuron Chip with coprocessor-based installation
5. Neuron Chip with PC-based installation

This document details some of the issues associated with self-installation and PC-based or coprocessor-based installation (methods 2, 4, and 5 listed above). For any installed distributed control system, node information may be modified in one of two ways:

1. Locally at each node (using 7-layer OSI application specific software)
2. From one or more Network Management Services devices specifically designed for this purpose (independent of the application program function)

In either case, the actual process of node modification may occur prior to, during, or after physical connection of the networked products. Parameters such as communication data rates may not have to be changed during or after physical connection. However, other parameters, such as addresses, may require ongoing updates as the network is modified to accommodate new configurations.

Echelon, LON, LonBuilder, LonManager, LonTalk, LonUsers, LONWORKS, Neuron, 3120, 3150, and NodeBuilder are registered trademarks of Echelon Corporation.

LonLink, LonMaker, LONMARK, LONews, and LonSupport are trademarks of Echelon Corporation.

PRE-INSTALLED NETWORKS

With factory or pre-installed networks, all network information can be assigned prior to physical connection. These are typically networks within a specific machine or device, such as a printing press, automobile, or copy machine. The function and total number of devices on the network will not change during the product's life span. LONWORKS technology allows for specification during development of all network-specific parameters, which are then booted (copied into memory) at first power-up. These parameters can be easily duplicated with device gang programmers. For networks that can not be pre-installed and require ongoing modification of information such as node addresses, the update information must be loaded in at each node or downloaded over the communications media from specialized devices.

LONWORKS ADDRESSING INTRODUCTION

LONWORKS technology supports several different destination addressing mechanisms:

- Subnet Node (termed individual or unicast)
- Group (multi-cast, with or without acknowledgments)


- Broadcast (unacknowledged)
- 48-bit ID addressing
- Turnaround (not described in this document)

SOURCE ADDRESS

The source address for a LonTalk packet is stored in internal device EEPROM and is extracted by the network processor on a message sending node as layer 3 of the protocol processing. This is automatic for all LonTalk messages. The source address is stored in a memory segment (structure) called the Domain Table (see Appendix A in Section 9 of this data book).

The source address can be accessed from the Neuron C application program using structures defined in the included files ACCESS.H and ADDRDEFS.H. A source address in a LONWORKS packet consists of a Domain field (0, 1, 3, or 6 bytes), a Subnet number (0 – 255) and a Node number (0 – 127).

The source address may also be modified over the network using a protocol embedded Network Management Command (`update_domain`), which will be described later. A node may belong to one or two Domains, and thus may have one or two Domain Table entries (see Figure 1).



NOTES:

1. 15 bytes per entry; two entries allocated by default (use `one_domain` pragma to reduce to one entry).
2. Used to identify the source address of the node in one or two domains.

Figure 1. Domain (Source Address) Table

DESTINATION ADDRESSES

The destination address (or addresses) may or may not be stored in EEPROM in a memory segment (data structure) called the Address Table. If the destination address is not stored in the address table, the Neuron C application program must specify the address for that message; this process is termed Explicit Addressing. A destination address in a LONWORKS packet consists of a Domain number and single Subnet number (broadcast), Group number (multi-cast), Subnet and Node number (unicast), or 48-bit ID. If the destination address for a message is stored in the address table, then that message uses implicit addressing and the application program does not specify the destination address.

The address table may be changed by the Neuron C application using structures defined in ACCESS.H and ADDRDEFS.H. It may also be modified over the network using a protocol embedded Network Management Command (`update_address`), which will be described later in this application note.

NETWORK VARIABLES AND EXPLICIT MESSAGES

Network variables are single or multiple bytes of data (31 bytes maximum) that represent shared state information among nodes on the network. Certain types of data (such as temperature, pressure, current, etc.) that have been standardized are called Standard Network Variable Types (SNVTs); the complete SNVT list is available from the LONMARK™ Interoperability Organization (or see EB173 in Section 9 of this data book). A network variable selector is a 14-bit number that ensures the proper data structure (network variable) on the receiving node is updated. A software

program called a binder assigns network variable selectors. A typical network variable packet is shown in Figure 2. Explicit messages are single or multiple bytes of information (229 bytes maximum) that are used for downloading and configuring (Network Management Services) EEPROM tables, or for sending blocks of application layer data. They might also have specific user defined functions that have not been standardized (such as command structures).


EXPLICIT vs IMPLICIT ADDRESSING

The destination addressing mechanisms can be used to send information either explicitly or implicitly. In explicit addressing, the Neuron C developer's layer 7 application specifies destination addressing using Subnet and Node, Group, Broadcast, or 48-bit ID addressing. In implicit addressing, the layer 7 application does not specify destination addresses. Instead, a Network Manager or Network Services node on the network determines addresses and network variable selectors and loads information into EEPROM tables in the Neuron Chip. This process will be described in more detail later in the document. Figure 3 illustrates various messaging options. In general, explicit addressing weakens interoperability, while implicit addressing strengthens it.

Only in pre-installed networks can the developer anticipate the addresses and/or network variable selectors of all the devices that will ultimately connect to the network. For networks that are not pre-installed, implicit addressing, in which all the information is stored in defined table structures in device EEPROM, allows the management of updates



Figure 2. A Simplified Network Variable Packet



*Broadcast messages and network variables using implicit addressing are supported by the protocol but not by the LonBuilder® Developer's Workbench.

Figure 3. LONWORKS Messaging Options

through the use of specialized nodes on the network designed specifically for this purpose (Network Management Nodes). Network Management Nodes maintain the network database that defines each node's logical address and 48-bit ID, as well as the connection information for network variables and explicit messages. This information is not normally accessed when the network is performing its control or monitoring function. It is accessed when the network is reconfigured; for example, when connecting a new product.

UPDATING THE NODE'S DOMAIN TABLE FROM THE APPLICATION PROGRAM

In general, loading source or destination addresses into the nodes locally tends to eliminate or limit flexibility and

interoperability, due to a single node's limited ability to understand a network in which that node did not configure all addresses and other message services. For example, if group addressing with acknowledgments is desired, a sending node must know how many nodes are expected to respond. This information must be loaded in and maintained locally by the application program executing in each affected node, and it must be updated as new devices with which it must communicate are added to the network. Also, the node's intended function (measuring temperature, for example) is not segregated from the installation method, and different device suppliers' installation methods may not be compatible. Following is a software example for updating a node's Domain Table from the application program.

```

# pragma enable_io_pullups
# include <ADDRDEFS.H>
# include <ACCESS.H>
# include <MSG_ADDR.H>
IO_0 input nibble address_in;           // for reading in a new address (4 bit subnet or node #)
IO_5 input bit change_addr;            // signals a new address should be read and if it is a subnet
domain_struct my_domain                 // local domain table structure
unsigned int my_sub_address              // RAM variable used for the subnet address
unsigned int my_node_address;           // RAM variable used of for the node address
boolean address_load;                  // when set to one causes the Domain Table to be updated
unsigned int addr_read;
when (io_changes(change_addr))         // indicates a new subnet or node address
{
    addr_read=io_in(change_addr);

    if(addr_read==1 && my_sub_addr!= address_in)           //high state indicates subnet number
    {
        my_sub_addr=address_in;
    }
    else                                                    //low state indicates node number
    {
        my_node_address= = address_in;
    }
    address_load=1;
}
when (address_load= =1)
{
    address_load=0;
    my_domain.subnet=my_sub_addr;
    my_domain.node=my_node_address;
    update_domain( & my_domain, 0);                       // write to the node's Domain
                                                            Table
}

```

Example 1. Updating a Neuron Chip's Domain Table

EXPLICIT ADDRESSING

For further information on the Domain Table, see Appendix A in Section 9 of this data book. A network in which each Neuron Chip updates its own Domain Table is termed a self-installed network. A self-installed network may communicate using network variables, explicit messages, or a mixture of both. Specifying destination addresses at the

application layer (7), within the Neuron C application, for either explicit messages or network variables, is termed explicit addressing. Here are two examples of Neuron C software that use explicit addressing. One is for network variables (data or state information) and one is for explicit (user-defined) messages.

```
# pragma enable_io_pullups
# include <ADDRDEFS.H>
# include <ACCESS.H>
# include <MSG_ADDR.H>
IO_0 input bit send_update
msg_tag bind_info (nonbind) mess_out;           // nonbind modifier indicates explicit
                                                // addressing for this message
unsigned int dest_subnet;                       // destination subnet number
unsigned int dest_node                          // destination node number
struct{
int out[2];
}data_to_send;                                 // this contains up to 2 bytes of data to be
                                                sent
unsigned int new_value;
when(io_changes(send_update) to 0)             // io event to send message
{
    msg_out.code=0xC0 | 0x00;                  // input or output, and nv selector 6 msb's
    data_to_send.data.out[0]=0x00;            // network variable selector low 8 lsb's
    data_to_send.data.out[1]=new_value;       // network variable value
    msg_out.service=ACKD;                      // specify type of service
    msg_out.tag=mess_out;                     // specify message tag
    msg_out.dest_addr.snode.type=SUBNET_NODE; // type of addressing
    msg_out.dest_addr.dest.snode.subnet=dest_subnet;
    msg_out.dest_addr.dest.snode.node=dest_node;
    msg_out.dest_addr.snode.rpt_timer=8;
    msg_out.dest_addr.snode.retry=3;          // number of retries
    msg_out.dest_addr.snode.tx_timer=6;
    memcpy(msg_out.data, &data_to_send.out, size of(data_to_send.out));
    msg_send(); // call the function to send the message out
}
```

Example 2. Explicit Addressing for Network Variables

The timer values specified in the message can be interpreted by examining Table A-2 in Appendix A (in Section 9 of this data book). These may change as the network is modified. The type of addressing used is subnet

node. A different structure would be used for broadcast, group, or 48-bit ID addressed messages.

Following is an example of an explicit message update using explicit addressing.

```
# pragma enable_io_pullups
# include <ADDRDEFS.H>
# include <ACCESS.H>
# include <MSG_ADDR.H>
IO_0 input bit send_message
#define msg_to_far 01
msg_tag bind_info (nonbind) mess_out;
unsigned int dest_subnet;           // destination subnet number
unsigned int dest_node;            // destination node number
struct{
int out[7];
}data_to_send;
when(io_changes(send_message) to 0) // io event to send message
{
    msg_out.code=msg_to_far         // user defined message code
    msg_out.service=ACKD;          // specify type of service
    msg_out.tag=mess_out;          // specify message tag
    msg_out.dest_addr.snode.type=SUBNET_NODE; //type of addressing
    msg_out.dest_addr.dest.snode.subnet=dest_subnet;
    msg_out.dest_addr.dest.snode.node=dest_node;
    msg_out.dest_addr.snode.rpt_timer=8; // repeat timer
    msg_out.dest_addr.snode.retry=3; // number of retries
    msg_out.dest_addr.snode.tx_timer=6; // transaction timer
    memcpy(msg_out.data, & data_to_send.out, sizeof(data_to_send.out));
    msg_send();
}
```

Example 3. Explicit Addressing and Explicit Messages

A significant difference between the network variable update and the explicit message addressing is the specification of the network variable selector for network variable updates. A network variable selector is a node/network variable unique 14-bit number that ensures the proper delivery of the data on the receiving node. A network variable configuration table (see Figure 6) stores the selector number and other information. Since an application program running on an MC143150 can use up to 42K of memory, explicit addressing allows a large number of unique destination addresses.

While the potential to maintain a large number of destination addresses may be useful for closed systems, all this information may be difficult to extract or update when multiple vendors' products or routers to other media (such as RF, power-line, etc.) are added to the network, particularly if

the information is stored in external ROM on an MC143150. It may not be cost-effective to maintain network database information in every node. Thus, a self-installed "only" network has less flexibility and adaptability and may ultimately cost more, due to added software and hardware at every node.

GROUP MESSAGING

A group message is a single packet that can have multiple receivers. Group messages reduce bandwidth utilization and the amount of node application software necessary for communications in large networks. The LonTalk protocol supports group addressing with or without acknowledgments. For acknowledged services, the maximum destination group size is 64. For unacknowledged or unacknowledged repeated services, the group the size is logically unlimited.

For sent and received messages, a Neuron Chip can be a member of up to 15 unique groups. The Address Table (in internal EEPROM) contains information that defines the group(s) in which the node has membership. It also contains the destination addresses for messages that use implicit

addressing. The application program can update the address table by using structures that are defined in the included files ACCESS.H and ADDRDEFS.H. For more information, consult Appendix A in Section 9 of this data book. This example shows how an application can update the group ID.

```
# pragma enable_io_pullups
# include <ADDRDEFS.H>
# include <ACCESS.H>
# include <MSG_ADDR.H>
IO_0 input byte  group_in;           // for reading in a new group to join
address_struct  loc_addr_str;       // local address table structure
unsigned int    my_group_address;
boolean group_load;
when (io_changes(group_in))
{
    my_group_address=group_in;
    address_load=1;
}
when (group_load==1)
{
    address_load=0;
    loc_addr_str.group=my_group_address
    update_address( & loc_addr_str, 0); // update group address table entry 0
}
```

Example 4. Updating the Address Table Group Field from the Application

This is an explicitly addressed group message:

```
# pragma enable_io_pullups
# include <ADDRDEFS.H>
# include <ACCESS.H>
# include <MSG_ADDR.H>
IO_0 input bit  send_message_group
#define group_out_code 01
msg_tag  bind_info (nonbind) mess_out;
struct{
int out[7];
}data_to_send;
when(io_changes(send_message_group) to 0) // io event to send message
{
    msg_out.code=group_out_code // user defined message code
    msg_out.service=UNACKD_RPT ; // specify type of service
    msg_out.tag=mess_out; // specify message tag
    msg_out.dest_addr.group.type=1;
    msg_out.dest_addr.group.size=0;
    msg_out.dest_addr.group.domain=0;
    msg_out.dest_addr.group.member=0;
    msg_out.dest_addr.group.group=group_ID_number;
    msg_out.dest_addr.group.retry=3; // number of retries
    msg_out.dest_addr.group.tx_timer=6; // transaction timer
    memcpy(msg_out.data, &data_to_send.out, size of(data_to_send.out));
    msg_send();
}
```

Example 5. Sending a Group Message with Explicit Addressing

ADVANTAGES AND DISADVANTAGES OF SELF-INSTALLATION

Self-installation has the following advantages:

1. No complex network management software is required because each node is responsible only for its own parameters.
2. Virtually unlimited destination addresses, if explicit addressing is used on each node, since EEPROM is not consumed. A Neuron C program can write to the Address Table, thus implicit addressing can be used with self-installation.
3. Exact address values are easier to specify (i.e., numbers can match an actual physical value such as floor and room number).
4. Self-installation may simplify manufacturing the product if network size is not predefined, since no binding information must be loaded.

Self-installation has the following disadvantages:

1. The application code necessary to perform self-installation adds complexity to every node's program, possibly reducing I/O responsiveness.
2. Nodes are not easily made aware of other node's addresses and network variable information. Thus, each must assume that the other was programmed correctly and that erroneous duplication did not occur.
3. The mechanism for assigning addresses may be cumbersome and add hardware and software to each node. If switches are read by the Neuron Chip through its I/O and used to assign addresses, then valuable I/O pins are used and the cost of the switches is incurred at every node.
4. If new nodes are added to the network, they must somehow acquire Domain and Subnet (address) information in addition to network variable information. Explicit addressing may be used, but this may preclude future interoperability and adds to node software complexity.
5. Self-installation is usually limited to unacknowledged service for group messages (like X-10 systems) since the sending node does not know how many nodes may respond to a transmission (i.e., have the destination address). Thus, the sending node could wait indefinitely for the "last" acknowledgment or could time-out before some have responded.
6. As networks become larger and devices such as routers are required, then the Neuron Chip by itself does not have the CPU power to rapidly do the calculations necessary to determine appropriate delays, timers, and network variable configuration data. If changes are made to the network and no network management node exists, each node must have the software required to recalculate these parameters. A coprocessor may then be required for each node and some method of updating defined.

METHODS OF LOADING ADDRESSES

There are various techniques for loading addresses (source and destination) into a node using the application program. All methods except method 4 consume resources on the Neuron Chip's I/O, and all require extra software that is likely to be supplier specific, making it more difficult to connect one

vendor's product or network to another. Some options are listed below.

1. Dip Switch scanning using nibble or bitshift input I/O models
2. EIA-232 serial loading through IO_8
3. Infrared transmitter entry (may require visual feedback)
4. A specialized device working through the communications interface

APPLICATION LAYER ADDRESSING

The term Application Layer Addressing is sometimes used to denote message or data interpretation at layer 7 (within the Neuron C application) to differentiate sending nodes from one another. In this scenario, the source address extracted from the sending node's Domain Table must still be used by the receiver for sender identification; this will prevent problems associated with erroneous duplicate packet detection that can occur if multiple sending nodes have the same layer 3 source address. Application layer addressing can be used as a means of reducing the number of bindings if nodes still maintain unique Domain Tables (source addresses).

A NETWORK SERVICES (MANAGEMENT) NODE

Installation is the process by which Neuron Chips acquire their address and connection (binding) information in addition to such parameters as baud rate, transceiver configuration, and communication timer values. This data is stored in the device EEPROM tables to allow reconfiguration. In this scenario, installation of and communication with the Neuron Chip is done by using a Network Management or Services Node such as is resident on the LonBuilder Control Processor Board in a LonBuilder Developer's Workbench. A Network Services Node is defined as a Neuron Chip-based node that can execute some or all of the commands listed in Appendix B in Section 9 of this data book. Some of these commands are listed in Table 1.

A Network Controller or Monitor node, on the other hand, may be able to affect or monitor all nodes on a network using network variables or explicit messages without using these specific commands and would not be considered a Network Manager. Of course, a single device could be both a Network Manager and Network Controller and Monitor. The sender of Network Management commands can be any Neuron Chip-based node on the network; which will usually have a coprocessor for enhanced processing capabilities. All are sent using explicit messaging. Network management commands are not processed by the receiving node's layer 7 application. The media access and network processor construct responses "automatically" at lower layers of the LonTalk protocol processing.

Networks that use such a service node tend to have much greater flexibility and less complex node software at the expense of complex software executing on one or more of these devices. This software must be capable of maintaining a database which could be large and complex if the network has many segments and uses multiple media. If the network architecture calls for a node of this type that will assign addresses and other parameters, then some options exist. Before listing the installation options, the installation mechanism must be described.

Table 1. Network Services Messages

Network Services Message	Code
Query ID	0x61
Respond to Query	0x62
Update Domain	0x63
Leave Domain	0x64
Update Key	0x65
Update Address	0x66
Query Address	0x67
Query Net Variable Config	0x68
Update Group Address Data	0x69
Query Domain	0x6A
Update Net Variable Config	0x6B
Set Node Mode	0x6C
Read Memory	0x6D
Write Memory	0x6E
Checksum Recalculate	0x6F
Wink	0x70
Memory Refresh	0x71
Query SNVT	0x72
Network Variable Fetch	0x73
Device Escape Code	0x74

THE INSTALLATION PROCESS (USING A NETWORK MANAGER)

For networks that require more than pre-installation or self-installation, the process involves retrieving the unique 48-bit ID from the Neuron Chip in the nodes to be installed. A Network Services Node uses this number to identify nodes on the network that need address (individual or group) and binding information updated. Here are some methods of transferring the 48-bit ID to a Network Manager for networks that can not be pre-installed or self-installed.

1. The most utilized method is to have an installer press the service pin on a node when it is added to the network. The 48-bit ID is broadcast over the network to the Network Manager where a logical-physical location is recorded. The Services node then downloads the configuration information.
2. Another method is to have the node broadcast its ID automatically and continually when first powered until a network manager configures it. Once again, an installer must be present to make the logical-physical link.
3. The third option is for the network manager to send the Query ID command to all unconfigured nodes. Since many nodes may respond, this is usually followed by a wink command to physically identify the specific node that sent back its ID.
4. A fourth method is to transfer the 48-bit ID to a tool that will convert it to an installer usable item. For example, the ID could be sent serially out through the I/O pins to a barcode printer. The labels could be then be pasted on a building blueprint that could be transferred to an actual data base at a later date.

While these scenarios may seem complex, it should be realized that LONWORKS technology supports all network installation processes. It can be installed just as any other non-LONWORKS technology-based system. Its advantage, however, lies in network management support for much more powerful installation mechanisms that are required when different companies build products that must interoperate.

A STAND-ALONE Neuron CHIP PERFORMS THESE FUNCTIONS ON THE NETWORK

Every Neuron IC can process a service pin request (48-bit ID) and send and receive Network Management commands necessary to update address tables and perform other services. When a Neuron IC by itself (i.e., no coprocessor) is allocated for this purpose, it is termed Neuron Chip-based installation. While conceptually viable, the Neuron Chip quickly runs out of CPU power when servicing even a small network and it will not be discussed in detail as an option.

The Neuron Chip-based Network Management device will usually have a coprocessor or PC to overcome the speed and memory limitations of the Neuron Chip. For reliability, these devices must do extensive database management and checking functions to ensure proper Network Management Messages are sent. An erroneous write of the wrong message could inadvertently lock out a node or group of nodes from network communication and/or result in a poorly functioning control network.

A Neuron CHIP WITH A HOST PROCESSOR (OR PC)

This is the most useful option for performing the functions necessary to install, configure, and reconfigure LONWORKS technology-based control networks. When a Network Management or Services node is used to assign addresses, it utilizes the set of protocol embedded request response messages listed in Table 1. (See Appendix B in Section 9 of this data book.) The receiving node's application program is not involved in the process, although it is taken off-line. Source addresses are stored in the node's Domain Table. However, as is typically not the case with self-installation, the destination addresses are stored in each device's EEPROM Address Table (implicit addressing), which limits the number of unique destination addresses which may be assigned. 15 is the maximum number of implicit destination address table entries that a single node may contain; however, a single entry could be a group destination address to hundreds of nodes.

As stated earlier, network variables are single or multiple bytes of data or status that are shared on the network among different nodes. For the purpose of interoperability, standard types have been published, for various industry applications, that allow different vendor's products to reliably interact. Binding is the process by which the Network Management node specifies which information is shared among other nodes based on inputs from an installer or automatically when a node is physically connected. It does this by examining the network topology and constructing information tables that are loaded into each node's EEPROM. For example, a node measuring temperature must send data to a node controlling




Figure 4. Network Variable Connection

the heater. The sensor node might have an output network variable of type `temp_deg_C` and the controlling or actuator node would have an input network variable of type `temp_deg_C`.

When a bind (connection) between the two is specified, the Network Services node software checks that the data types match. If the data types match, a 14-bit number called a network variable selector is assigned for that connection. The convention is that values 0 – 0x2FFF are used for bound network variables while values 0x3000 to 0x3FFF are used for unbound network variables (see Section A.4.1 in Section 9 of this data book).

The destination Subnet and Node addresses or group address of the node(s) that are to receive the data are also assigned for the byte(s) of temperature data that will be sent. Other information such as type of service (acknowledged versus unacknowledged), is also assigned for that connection. All this information is downloaded over the communications media to the internal EEPROMs of the source and destination Neuron Chips involved in the transaction.

The Network Variable Configuration Table (Figure 6) stores the selector number and other information associated with the connection in internal EEPROM. The value of the network variable is stored in internal RAM unless the declaration modifier EEPROM or FAR is specified in the application program. Another table called the network variable fixed table

contains a pointer (address) of the location of the value in RAM or EEPROM. This table may be located in external ROM on MC143150-based nodes (in the application image).

While conceptually straightforward, the software required for these tasks is very complex, particularly when routers and multiple media are involved. Once the device's EEPROM tables have been updated, a single layer 7 Neuron C statement can cause the data to be “automatically” propagated to the nodes that are bound. The destination address and the network variable selector that are sent in the packet of data are key in determining proper delivery at the receiving node's application layer.

This process where the application program on the sending device is not involved in specifying destination addresses or network variable selectors is termed implicit addressing because there is an implicit (versus explicit) link between the sending nodes data and the nodes that will use the shared data. In such cases, the installer using the Network Services node specifies the connection topology of the network and this information is loaded into EEPROM using the Network Services commands listed in Table 1. **Segregating the node's application specific function from the process of specifying destination addresses and network connection definition is extremely important in achieving multi-vendor interoperability.**

Below is a software example for updating a network variable when implicit addressing is used.

```
IO_0 input bit send_update
network output SNVT_deg_c data_out;
unsigned int value;
when(io_changes(send_update) to 0) // io event to send update
{
    data_out=value;
}
```

Example 6. Implicit Addressing — Network Variable Update


Each declared network variable on a Neuron Chip has a configuration table as shown in Figure 6. The maximum number of such tables on a non-MIP (described later) based node is 62. The timer values, number of retries, service type, etc., are all stored in the Address Table as shown in Figure 5.

Each Network Variable Configuration Table contains an index into the Address Table for specifying these parameters for each connection. Every declared network variable on a node will have a configuration table reserved in EEPROM.

	GROUP (MULTI-CAST) ADDRESS	SUBNET NODE (UNICAST) ADDRESS	BROADCAST ADDRESS
<u>BYTE 1</u>	BIT 7 = 1 BITS 0 - 6 = GROUP SIZE (= 0 IF GROUP > 64)	= 1	= 3
<u>BYTE 2</u>	DOMAIN TABLE INDEX	DOMAIN TABLE INDEX	DOMAIN TABLE INDEX
BITS 0 - 6	GROUP MEMBER NUMBER	NODE NUMBER	CHANNEL BACKLOG
<u>BYTE 3</u>	REPEAT TIMER	REPEAT TIMER	REPEAT TIMER
BITS 0 - 3	RETRY COUNT	RETRY COUNT	RETRY COUNT
<u>BYTE 4</u>	RX TIMER INDEX	RESERVED	RESERVED
BITS 0 - 3	TX TIMER INDEX	TX TIMER INDEX	RESERVED
<u>BYTE 5</u>	GROUP ID	SUBNET ID	SUBNET ID

*One entry of 5 bytes for each unique addressing "type," maximum of 15 entries.

**Figure 5. Destination Address and Group Table Entries (Address Table)
(Used with Implicitly Addressed Network Variables or Explicit Messages)**



Three bytes per entry (one entry per declared network variable unless `non_bind` modifier is specified).

Figure 6. Network Variable Configuration Table

Implicit addressing can also be used with explicit messages. In such cases, a message tag (a user defined label) is assigned to the sending node's data structure (message) and also the receiving node's message receive structure (the two names can be different). Unlike network variables, message tags are bound without type checking

since the information being sent may have no standardized meaning or interpretation. After the Network Services Device updates the EEPROM Domain and Address Tables, the message structure on the sending node will implicitly access the tables without direct application program specification when the `msg_send()` function is called.

```
IO_0 input bit send_message
#define msg_to_far 01          // user defined message code (used to distinguish messages at
                              // on the network and receive node).
msg_tag mess_out;            // user defined message tag (when binding occurs it the sent data
                              // structure to the receiving nodes data structure)

struct{
int out[7];
}data_to_send                // 8 bytes of data to send
when(io_changes(send_message) to 0) // io event to send message
{
    msg_out.code=msg_to_far    // user defined message code
    msg_out.tag=mess_out;      // specify message tag
    memcpy(msg_out.data, &data_to_send.out, size of(data_to_send.out));
    msg_send();                // call this function to send the message
}
```

Example 7. Implicit Addressing and Explicit Messages

Note that for implicitly addressed messages, the timer values, retry count, and service type (ACKD, UNACKD, UNACKD_RPT, etc.), along with the destination addresses, are not specified in the application program. They are determined by the Network Services node software and loaded to the Address Table depicted in Figure 6. Figure 7

shows the Network Variable Fixed Table of which one exists for all declared network variables. Information in this table does not change unless the application program is updated and therefore can be stored in EPROM on an MC143150-based node.

SYNC/NON SYNC	NV LENGTH
ADDRESS OF NV (2 BYTES)	

Figure 7. Three-Byte NV Fixed Table




Figure 8. Depiction of Network Variable and Address Tables

USE OF NETWORK MANAGEMENT SERVICES

Many control networks will require the use of a Network Services device capable of changing addresses, configuration, and binding information. This device will typically be used under the following circumstances:

1. When the network is first physically connected (in the pre-installed/factory-installed scenario, this occurs during development).
2. When additional nodes are added or the logical connection information is changed. (Examples: A new ambient light sensor is added to a lighting network. Groups of sprinklers on a golf course are changed so that a single switch can control 2, 3, 4, or more units with a single message.)
3. When the network is being logically connected to another network. (Example: A security system from one manufacturer is being connected to a lighting system from another.)
4. When application programs are being updated over the network.
5. When diagnostics are being performed on the network.

For some networks; items 2, 3, and 4 may occur infrequently during a product's life cycle. However, the ability to perform these functions may be crucial in realizing market potential through flexibility and interoperability.

As discussed, the installation scenario termed pre-installed or factory-installed does not require a Network Management node in the field to perform all the network's intended monitor and control functions (i.e., it is a plug-and-play scenario). This is because the LonBuilder Developer's Workbench and PC-based software assigned addresses (and network variable selectors) during development, and this information can be copied and loaded into Neuron Chips with device gang programmers. However, adding nodes later that were not anticipated or changing binding will require a field Network Management device (replacement of existing nodes may not require a Network Manager). At this point, it should be noted that the vast majority of distributed control network technologies use either pre-installation or self-installation and therefore do not have flexibility or offer all communications services such as acknowledged group addressing.

LONWORKS technology will support these, but also supports much more powerful Network Management features. Older technologies typically required labor intensive EPROM replacement to change configuration data, while LONWORKS supports changes via the twisted-pair, RF, power-line, or other media. It should also be evident that a Network Management node in the field is not required for the network to function and perform control/monitor features.

MIXING EXPLICIT ADDRESSING AND IMPLICIT ADDRESSING

It is possible to use both explicit addressing and implicit addressing within the same system. A network variable value on a receiving node can be updated from bound nodes using implicit addressing and unbound nodes using explicit addressing, provided the 14-bit selector numbers and addresses are known. One issue, however, is that if a Network Services node changes either the address(es) of the receiving node(s) or the network variable selector(s) (such as when a new device is added) assigned to the connection, the

explicitly addressed message(s) must also be adjusted. This may be a cumbersome process if the application and destination address specification is stored in ROM.

Where necessary, the LonBuilder Developer's Workbench can be used to generate all network variable selectors and configuration tables by specifying a set of bindings, one for each network variable. The selector numbers and node addresses can then be used by other messages and nodes that use explicit addressing, provided that changes to the network can be accommodated. Once again, this may be satisfactory for closed systems but preclude interoperability between different vendors' products and networks if updates can not be managed properly.

MIXING SELF-INSTALLATION WITH A NETWORK MANAGER

In some installation scenarios, it may be desirable to have the network reach a certain level of functionality by installers not trained on sophisticated network management tools. Some local method of initial address definition, using any of the methods described, would provide a means of network debug before a more powerful Network Management device is incorporated. In such instances, the node software should be written in such a manner that it will accommodate both the explicit addressed messages used in the self-installation and SNVT updates for shared data using implicit addressing for standardized Network Management/Services devices.

The LONMARK interoperability organization has defined a method for converting a node from self-installation to Network Manager-installation using a Standard Network Variable.

DEVELOPING NETWORK MANAGEMENT SOFTWARE

All the supported Network Management and Services commands are detailed in Appendix B in Section 9 of this data book. For all but very small networks, it is recommended that developers consider using products that have combined these commands into "higher level" function calls. Such products are the NSS-10, -20, etc. (these products are available from Echelon).

The Microprocessor Interface Program (MIP) is a software product from Echelon that can be used on an MC143120 or MC143150 device to port Network Variable Configuration Tables to a host processor to expand the limit from 62 to 4,096. The Domain and Address Tables still reside in the Neuron Chip's EEPROM and the maximum limits of 2 Domain Tables and 15 Address Table entries is the same as for a non-MIP-based node.

The software tools that have been developed using Echelon's API can bind 256 network variables to a MIP-based node. This is a limitation of API and not MIP.

NETWORK MANAGEMENT TOOLS

The LonBuilder Developer's Workbench can be used for Network Management but is not generally a good field solution due to its size and expense. Also, application specific user interfaces are not supported (graphics interfaces that monitor or control a specific process).

Many software products have been developed that facilitate Network Services and Management and also provide a means of monitor and control. Metra Corporation, IEC

(Intelligent Energy Corporation), and Echelon have excellent software packages for performing the functions of binding and address assignment and provide for development of graphical user interfaces. Most software packages have been developed for DOS operating systems, however, some have been developed for OS/2 and UNIX.

SUMMARY

The power and flexibility of the Motorola Neuron Chip coupled with the LonTalk communications protocol and powerful Network Services software makes LONWORKS technology a truly interoperable solution for control

networking. Following the recommended guidelines such as using SNVTs and standard I/O objects leads to more certain compatibility among different vendors' products. Some systems, however, do not need interoperability or have requirements that exceed the limits (such as 15 destination Address Table entries) of implicit addressing.

LONWORKS technology can support these through the use of explicit addressing at the expense of flexibility. When choosing an installation method, consideration should be given to the impact on manufacturing, software, and hardware complexity and interoperability.

LONWORKS[®] Software Review

INTRODUCTION

Network management tool is a generic name encompassing several functions. Network management tools can be subdivided into installation, diagnostic, maintenance, and development categories. The purpose of the following review is to present a broad overview of the software currently available for use in conjunction with LONWORKS networks.

In this review, installation is defined as the process of loading a node with address, binding, and configuration data. It does not include the physical installation of the node.

Network management includes installation, as well as:

- Building a database defining domains, channels, subnets, routers, nodes, message tag connections, and network variable connections in the network. This may be done before or after the network is connected to the network management tool. LonMaker™ was the only product tested that allowed the database to be built before the network was connected.
- Loading information from this database into the physical node.
- Querying a node for information. This includes testing, winking, and reading/writing memory locations, to name a few.

Network management tools can generally be subdivided into two types of interfaces: Application Programming Interface (API) based or non-API-based. An API is an extensive set of "C" language functions used for developing network management software. API is sold by Echelon Corporation.

A network manager may be centralized, such as in an API database on a PC, or individual nodes may keep their own database. It is also possible to spread the database over various locations on the network. For example, a node may respond after receipt of a SERVICE pin message.

Diagnostics queries the node (Neuron Chip) and optionally displays error information. Diagnostics may be included under the heading "maintenance." Maintenance also includes the ability to replace a node, bring a node on-line or off-line, display memory locations, and reset a node. Advance maintenance can inform the user of any problems through the use of devices such as alarms, visual indicators, pop-up windows, or telephone communication.

Several LONWORKS software packages are reviewed in this document. Some have the network management built in, others have the network information (address, binding) passed to them from another network management tool, and still others are graphical user interfaces (GUIs) to view and control the network.

All of the network management tools reviewed can do some form of diagnostics, maintenance, and installation. All are able to install, replace, bind, browse, wink, reset, and set nodes on-line and off-line. One of the software tools reviewed is DOS-based, another is OS/2-based, and the others are Windows-based. Not all the network management tools

contain an easily customizable GUI. Some overcome this problem by supporting Dynamic Data Exchange (DDE) in Windows.

Each network management tool and GUI has its pros and cons. For example, DDE can be slow in responding and is dependent on the computer used. In addition, the slow response of the DDE may cause it to be unreliable in some situations. For example, resizing a window while receiving large amounts of data through DDE may interrupt the flow of data or cause the screen to update very slowly. However, the advantage of using DDE is the plethora of support software available, which includes Excel, Word, Access, and InTouch.

LONWORKS Technology-Specific Network Management Tools (Network Management Only, No GUI)

The following LONWORKS technology-specific network management tools are evaluated in this review:

- LonBuilder
- LonMaker
- EasyLON
- iCELAN-G
- MetraVision
- VisualControl Network Manager

LONWORKS Technology-Specific Integrated Software Tools (With Integrated GUI)

Another category of network management tools are LONWORKS technology-specific integrated software tools which have an integrated GUI. In this application note, a GUI is defined as the interface with which the end user views and controls a network, and may or may not contain a LONWORKS network management tool. The GUI should allow information to be depicted graphically with or without text. The GUI may include drawing and animation tools, and may be capable of creating a variety of diagrams such as bar graphs and trending charts.

The following companies' GUI-based tools will be evaluated in this review:

- iCELAN-G
- MetraVision
- Dragnet
- DDE Server

General Purpose Development Tools and GUIs (Not Specific to LONWORKS Networks)

This category of products is discussed here in order to familiarize the reader with the broadest available spectrum of network management tools. While these products differ from those categories of products described above in that they are not specifically designed for use with LONWORKS technology-based networks, they are available on the market for purchase and may be used in conjunction with LONWORKS products.

Microsoft has defined a new interface standard to replace DDE called Object Linking Embedding (OLE) controls (sometimes called OCXs). OLE is a technology that allows a Windows-based application to be programmed to display and edit data from other Windows applications without leaving the original application.

OLE controls provide a more functional, higher performance interface than DDE. OLE controls support both a 32- and 16-bit interface, whereas DDE is only a 16-bit interface. Echelon has announced a replacement for their LonManager DDE Server called the LCA Object Server. The object server replaces the DDE-based monitoring and control interface provided by the DDE server with an OLE controls-based interface. The object server also includes network management capability, so the same OLE interface can be used for network installation, diagnostics, maintenance, monitoring, and control.

General-Purpose Development Tools and Standards:

- DDE
- OLE
- Visual Basic (programming language)

General-Purpose GUIs:

- Real Time Vision
- Paragon TNT
- Paradym-31
- Wonderware

LONWORKS Technology Programming Tools:

- VisualControl Graphical Programming

The Graphical Programming product is specific to LONWORKS technology. It uses the Echelon field compiler to create the XIF, XFB, NO, NXE, and APB files. The Echelon field compiler is seamlessly integrated into the product. The field compiler is sold with the product for exclusive use by the product. The Graphical Programming product is a complementary product for any LONWORKS Network Manager. Graphical Programming can program any EEPROM-, FLASH-, or NVRAM-based node, regardless of manufacturer.

Products in Development — The LNS Architecture

Caution must be used when multiple databases are kept. If a node is replaced, other databases may not reflect this change. It is safer and easier to manipulate nodes if a central network manager is used. A different network image not shared by all responsible nodes can result in incorrect network operation, or heavier traffic on the network than necessary.

Echelon is addressing the necessity for multiple node access to a centralized database through a recently announced extension to LONWORKS technology, the LONWORKS Network Services (LNS) architecture. The LNS architecture provides the foundation for interoperable LONWORKS installation, maintenance, monitoring, and control tools. Using the services provided by the LNS architecture, tools from multiple vendors can cooperate and interoperate with one another to install, maintain, monitor, and control LONWORKS networks. By providing a framework that allows tools to work together, LNS increases productivity and lowers system cost. For example, users can perform system-level monitoring and control from any number of user interface points — without having to worry about them losing synchronization with the network's configuration. Installers can work in parallel to reduce installation time. Repair technicians can plug tools into any point in the network and access all network services.

It is important to keep in mind that LNS defines an architecture, not a specific set of products. The initial set of LNS products includes the LonManager NSS-10 Module and the NSS for Windows. The number of products that conform to the architecture will increase over time. All of them, however, will be based on the same architecture and the same programming model, and thus will be compatible. This compatibility preserves both developers' investments in code and learning and end-users' investments in products and training.

To the developer, it means applications written for use with today's set of LNS products will be interoperable with future LNS products. To the end-user, it means that new LNS components can be added to a network — at any time — without impacting existing LNS components.

For more information on the LNS architecture, refer to the LONWORKS Network Service Architecture Technical Overview White Paper, available from Echelon.

Summary

It must first be determined whether an API or non-API network manager is needed. An API network manager requires a PC. If a PC is used, the next step is to determine the user interface required to support the application. A built-in GUI will be faster than using DDE, but DDE allows for the use of other graphics development tools such as Visual Basic or Wonderware.

A comparison like this document gets outdated quickly, especially when most of the companies are hurriedly trying to get out their newest releases with the latest features built-in. Contact the specific company for up-to-date information.

AVAILABLE PRODUCTS

The following is a partial list of available LONWORKS software products. The products with an asterisk (*) next to them are discussed in this document. They are first categorized by product type, and then by the company/product as listed.

An important consideration in evaluating any software tool is the operating environment in which it will be used. Of the following products, some are available for use with DOS-based systems, while others are designed for use with Windows or OS/2.

DOS-Based API Network Managers (No Customizable GUI)

— Echelon/LonMaker Installation Tool(*)

Windows-Based API Network Manager With Built-In GUI

— Intelligent Energy Corporation/iCELAN-G(*)

— Metra/MetraVision(*)

Windows-Based API Network Manager Without GUI

— Gesytec/EasyLon Toolbox(*)

— Qlon/Dragnet(*)

— Metra/MetraVision Installation and Maintenance

OS/2-Based With GUI (No Network Manager)

— Intec/Paragon TNT(*)

Windows-Based GUI (Only Supports DDE)

— Laboratory Technologies/Real Time Vision (v2.01)

— Microsoft/Visual BASIC

— Microsoft/Excel

— Wisdom/Paradym-31

— Wonderware/InTouch

An important point to remember when dealing with DDE servers as applied to LONWORKS products is that there are two applications for Dynamic Data Exchange:

- Network Data Monitoring — several packages can use DDE to display and write to network variables. However, any product relying on DDE can not perform network management and a separate network management tool would be required.
- Inter-Application Interoperability — in some cases the application package uses DDE to pass data to other applications, whether that be a general-purpose Operator Interface (O/I) or any other general-purpose Windows application, such as Excel.

Essentially then, there are three types of DDE products: DDE Clients, DDE Servers, and DDE Client/Servers. The functionality of these products differs significantly.

Figure 1 details network configurations with various network interfaces. A network interface attaches the PC to the LONWORKS network, allowing bidirectional communication.

PERFORMANCE

All of the products tested have pull-down menus. Some have built-in graphics, and others rely on DDE. DDE allows data to be shared among Windows applications that support DDE.

DDE supported software is capable of passing information to another program for graphing, allowing for use of software packages better suited for graphing. The disadvantage in this type of solution is that it does require a second software package, and that the updating of graphs in real time may be quite slow. For example, turning a light switch on, or reading a sensor connected to the LONWORKS network, may take several hundred milliseconds (or many times that) to respond if running on a 386, 25 MHz machine. This time is reduced on a faster machine. Therefore, a 486, 50 MHz or faster machine is recommended. It should also be noted that computer performance depends on other factors, such as memory, cache, hard disk speed, number of accesses, video speed, and network interface, to name a few.

A PC-bus-based network interface is faster than an SLTA. While the PC card loads data directly from the network to the PC's bus, an SLTA requires an extra step — converting from the network to EIA-232 serial data, which is then transferred to the PC. Echelon, Gesytec, Metra, and IEC all make PC card-based network interfaces.

Gateways are another possible alternative to the PC card-based network interface. For example, the gateway may be a node on the network which collects information and sends it serially to the PC. This method is slower than the SLTA, since the gateway has to do more processing in the application program.

The PC can use a program like Visual Basic to display and/or send commands from/to the Neuron IC node. The drawback of this method of not having the network management tool built into the GUI is that if variables or nodes are added/removed from the network, both the Visual Basic and Neuron Chip application will have to be modified. Advantages of Visual Basic are its low cost, simplicity to program, and a large number of available third-party add-on products.

Almost all Windows-based GUIs support DDE. This allows a LONWORKS network to be directly tied to the graphics package through Echelon's DDE server or FlexDDE, if Action Instruments' FlexLink is used. The disadvantage of using a separate GUI product not tied to the network management tool is that, if a Neuron Chip address or network variable connection is changed, an intermediate program needs to be run to update the GUI database.

Of all the products tested in this paper, only MetraVision and iCELAN-G have both a network management tool and a customizable GUI built-in.

OS/2 has support for applications to support DDE. Another way to use DDE through OS/2 is to open up a Windows session.




Figure 1. PC Network Interfaces and Software Configurations

Table 1. Basic Features

Company/Product ¹	Version Tested ²	Operating System ³	API-Based ⁴	Graphical User Interfaces ⁵	Product Type/Pricing ^{6,7}
DGS/VisualControl Graphical Programming	1.50	Windows 95/98/NT	no	no	Graphical Programming Tool
DGS/VisualControl Network Manager	1.00	Windows 95/98/NT	yes (LCA and LNS)	no	Network Manager
Echelon/LonMaker Software	2.00/2.00	DOS	yes	no	Network Mgmt
Echelon/LonBuilder Tool	3.0	DOS	yes	no	Network Mgmt
Echelon/LonManager DDE Server	1.51	Windows	yes	no (DDE)	Monitoring and Control
Gesytec/Easylon	1.02	Windows	yes	no (DDE)	Network Mgmt
IEC/iCELAN-G	2.22	Windows	yes	yes	Network Mgmt, GUI
Intec/Paragon TNT	2.10	OS/2	no	yes (DDE)	GUI (see text)
Metra/MetraVision	2.23	Windows	yes	yes	Network Mgmt, GUI

NOTES:

1. Company/Product: Appendix B of this application note lists the addresses and telephone numbers of the companies whose products were tested. Gesytec calls all of their LONWORKS-based software and hardware products their EasyLyon line of products. IEC Intelligent Technologies will be referred to throughout this paper as IEC. IEC makes iCELAN-G. Other IEC LONWORKS products include User Screen Run/User Screen Design (USR/USD) and Intellect (an automation tool which runs on an API database).
2. Version Tested: As of the date of this document, all products tested are the latest version.
3. Operating System: DOS, Windows, or OS/2. One benefit of Windows over DOS is the ability to open several windows at the same time. Windows can run a DOS application in one of its windows. Some benefits of OS/2 over Windows are better crash protection of programs and true multi-tasking. OS/2 can run Windows and DOS programs. The programs tested under DOS used version 6.2.1. The programs tested under Windows used either Windows 3.1 and/or Windows for Workgroups 3.11. The version of OS/2 used was OS/2 Warp 3.0. OS/2 enhances DOS and Windows applications by allowing each window to be customized and protected from the other windows. Windows NT provides similar protection.
4. API-Based: yes or no. This column indicates whether the product uses Echelon's LonManager API. Some of the benefits of using Echelon's API are fast time-to-market and router support. Typically, most products without the use of the API do not support routers. Without routers or an application level gateway, the number of nodes usually is limited by the type of transceiver used. For transformer-coupled networks, this is typically 64 nodes. For EIA-485-based networks, this is 32 unit loads. An EIA-485 transceiver typically is one unit load or less. Some of the disadvantages of using Echelon's API are cost and complexity of use. Third party-based network managers eliminate the cost and complexity of developing one's own network manager tool. The cost is amortized over several copies sold and the complexity is transparent to the end user. Echelon's API comes in DOS and Windows versions. Most of the network management tools tested use API for Windows. Only LonMaker uses API for DOS.
5. Graphical User Interface (DDE): yes or no. Not all the products tested contained a customizable built-in GUI. Some of the Windows-based products support DDE which can be tied to a graphics package. If the product supports DDE, it will be shown in parentheses. Intec's Paragon TNT runs under OS/2 and supports DDE, as well as Intec's proprietary Common Resource Access (CRA) protocol. DDE transfers can be slow and unreliable but have the advantage of being able to transfer information to many different packages, such as graphics packages and spreadsheets. In order for this column to be checked "yes," the software must have built into it customizable graphics. Echelon's LonMaker software does not have a built-in customizable graphics package but supports button graphics in its menus. The button graphics can be changed by buying a product from Zinc, Inc.
6. Type of Product: Network management, GUI, or Network Interface to DDE client. The LonBuilder Developer's Workbench is meant only to be a development workstation and not a network management tool. Nevertheless, it makes a formidable network management tool, even though it may not be practical to carry around. Intec's Paragon TNT is shown as a GUI, but it is much more. Paragon TNT is a complete supervisory control and discrete monitoring software product. TNT supports hundreds of drivers (PLCs), sophisticated password protection including allowing an encryption key for TNT data files, report generator, relational database, historical data collection, and alarms, to name a few.
7. Price Information: Prices are not listed in this document. Many of the API products are sold depending on the number of nodes and type of product (i.e., run-time versus development) supported. Where applicable, a reference number of 64 nodes and full development support are used in the table. Intec's Paragon TNT pricing depends on the number of enablers and types of Builders required for stand-alone application and networked applications. Enablers determine the number of run-time TNT Clients, Servers, and related Options which can run concurrently on a single computer. Each TNT Client, Server, and Option requires a specific number of enablers. You must purchase at least the total number of enablers required to activate all of the run-time Clients, Servers, and Options your application requires. A minimum system includes four enablers for graphics, and three enablers for drivers for a network. This setup will only support 64 tag IDs (SNVTs). The Engineering Interface (EI) is free. EI allows tag IDs to be displayed, modified, or trended. At time of writing, Echelon's Development kit included a LonBuilder Developer's Workbench, two emulators, LonBuilder Router, application interface kit, multi-function I/O kit, LonBuilder SMX adapter, LonManager DDE Server, single channel PCLTA, and a choice of a variety of transceivers. Metra's MetraVision pricing depends on the number of nodes (4, 32, 64, 128, 256, 512, or unlimited), whether it is a development system, full-feature run-time license, or installation run-time license. The run-time version can view previously created graphics from the full development system, which allows deployment of run-time applications at a reduced cost.

APPENDIX A: Buying Network Management Tools

Following are some questions to ask and things to think about when looking at a network management tool:

Support:

- Who/where are the representatives in your area to support the product?
- Does the company support a bulletin board and/or Internet?
- Is there a knowledgeable customer service department familiar with the product?
- How often and how are updates received?

Cost:

- Cost of product.
- Run-time costs.
- Support costs.
- Other costs.

References: It is important to talk to other people who have used the product and others who are familiar with the company.

Training: Is there a training program available? A tutorial available? Demo disks?

Ease of Use and On-Line Help.

Functionality: Will the product fulfill your immediate needs and also allow for unexpected growth?

- Will it support routers?
- What diagnostics/maintenance capabilities does it have?
- Installation capabilities?
- What parameters can it change (i.e., communications)?

Setup Time: How long does it take to set up either a simple or a complex application?

Response Time: How long does it take to perform operations? Typically, DDE takes longer passing information to a graphics package than using the graphics capability of the product if it exists.

Network Interfaces: Does it support SLTA, PCLTA, etc.?

- What mechanisms are used to pass information to/from the software? This may include passing information to another Windows or OS/2 program, or from an API database such as the LonBuilder Developer's Workbench or Echelon's LonManager products.
- What are its graphics abilities?
- What work can be done before the network is connected?
- Does it support a script, macro, or batch language?

What methods of installation does it support, such as SERVICE pin or entering the unique ID of the Neuron Chip?

Security:

- Is there a hardware key needed to run the demo?
- Is there password support?
- How many nodes/routers are supported?

Problems:

- Is there is list of known bugs or problems? Generally, be cautious in buying a product that has not been proven in the field.

- What are the conditions for the warranty?
- How long has the company been around?
- How long has the product been around; how often will releases of software be issued, and what new features are planned?

APPENDIX B: Contact Information

Following is a partial list of the companies whose products are discussed in this document. The names given are the sales and/or marketing managers.

Control +
Mark Boggs (President)
23639 Hawthorne Blvd.
Suite 102
Torrance, CA 90505
(310) 375-4996 FAX: (310) 373-7453

Echelon
(API products, DDE Server,
LCA Object Server, Profiler, and LonMaker)
Corporate Sales
4015 Miranda Avenue
Palo Alto, CA 94304
1-800-258-4lon
(415) 855-7400 FAX: (415) 856-6153

Gesytec (Easylon)
Mr. Jurgen Grosse-Puppendahl
Pascalstrasse #6
5100 Aachen, Germany
49-2408-944 136 FAX: 49-2408-944 100
email: Easylon@gesytec.de

Intec Controls Corporation (Paragon TNT)
55 West Street
Walpole, MA 02081
(508) 660-1221 FAX: (508) 660-2374

IEC Intelligent Technologies (iCELAN-G)
Stewart Goldenberg
607 Tenth Street, Suite 203
Golden, CO 80401
(303) 277-1503 FAX: (303) 277-1522
email: bradley@colorado.edu
<http://www.ieclon.com/iecinfo>

Metra Corporation (MetraVision)
2205A Fortune Drive
San Jose, CA 95131-1806
1-800-44-METRA
(408) 432-1110 FAX: (408) 432-9644

Dayton General Systems, Inc. (DGS)
(VisualControl)
Frank Capuano
2492 Technical Drive
Miamisburg, OH 45342 USA
1-937-847-7800
FAX: 1-937-847-7810

AN1715

Fiber Optic LONWORKS® Network Control Products from Raytheon Electronics

INTRODUCTION

Raytheon offers low-cost distributed fiber optic products which are fully compatible with LONWORKS technology. The family includes modular transceivers, control nodes, LONWORKS routers and bridges, single and dual redundant control/sensor modules and actuator control modules with various I/O configurations, and custom products. Products are available 1) off-the-shelf for embedded use, 2) as environmentally qualified subsystems, or 3) as custom products tailored for specific applications. Specialized products are also available for aircraft applications. Raytheon is also a LONPOINT™ System OEM, for applications which include both fiber and copper networks.


KEY FEATURES INCLUDE

- Networked Open Architecture System Solutions for Intelligent Distributed Sensing and Control
 - Building Automation
 - Industrial Control
 - Aircraft Control
 - Ship Automation
 - Security
 - Transportation
 - Utility Automation
- All Products Provide Single-Fiber Communications (Transmit and Receive on the **Same** Fiber)
- Immunity to Electrical Noise (EMI and HIRF), Lightning, High-Voltage, and Ground-Potential Differences
- Ability to Communicate Reliably Over Long Distances (3 km to 25 + km, Depending on Optical Wavelength and Fiber Used)
- Ring or Point-to-Point Topologies
- Deterministic Operation (SAE AS 5370) for Aircraft Safety-Critical Products
- Industry Standard, Widely Available, Echelon® LONWORKS Technology Compatible
- Dual LONWORKS Network Ports Provide Two Single-Fiber Bidirectional Interfaces
- No Spark or Fire Hazard, for Intrinsically Safe Applications
- 1.25 Mbps Network Data Rate
- Interchangeable with Other Echelon Control Modules and SMX Transceivers

STANDARD LONWORKS PRODUCTS


Fiber Optic Modular Transceiver (DFOM/1250)

- Standard Echelon SMX Transceiver Mechanical and I/O Format for Embedded Applications
- Communications Port with Neuron Chip Interface, plus 3120 for Built-In Network Integrity Test
- Model 75000, Specify SMA or ST Connectors, 880 nm or 1320 nm Wavelength
- Also Available as PC Type II Fiber Pod, Model 75005, for Use with Echelon PCC-10 PC Card



Fiber Optic Control Node (DFOC/1250)

- Stand-Alone Computer, I/O, and Network with Processor, Operating System, RAM, and Parity
- Network Reprogrammable, with On-Card Flash PROM
- Standard I/O (0 – 10) Neuron IC I/F (Compatible with Standard Echelon Control Modules)
- Model 75010, Specify SMA or ST Connectors, 880 nm or 1320 nm Wavelength



Control-By-Light and CBL are trademarks of Raytheon Company.

Fiber Optic/Twisted-Pair Router/Bridge (FTR/1250)

- Connects Remote Twisted-Pair LonWorks Networks via Fiber Optic LonWorks Network
- 1.25 Mbps Fiber port; Diagnostic 3120 Monitors and Reports Fiber Network Status
- 78 kbps TPXF, FTT-10, or 1.25 Mbps TPXF Twisted-Pair
- Model 75090 (880 nm), Specify SMA or ST Connectors and TP78, FTT 78, or TP1250
- Model 72090 (1320 nm) for Long-Haul Applications up to 25 + km



Distributed Control Module Family (DCM, DSM, D4SIO, MFIO, SLCM, DFDAU, SAMUX)

- Distributed Sense and Control Products, Some with RS-422/232/423 Serial Protocol Conversion
- Optically-Isolated, Multi-Purpose Sensor Inputs and 240 VAC or DC Load Control Outputs
- Multiple I/O Types: Current, Resistance, Voltage (AC/DC), Frequency, Discretives (AC/DC, TTL)
- Single or Dual Redundant, with Embedded Neuron ICs, Some with 68332 Co-Processors
- Environmentally Protected (Temperature, Shock, Vibration, EMI, HIRF, Lightning)
- Model 75020 (10-ch DCM), 75025 (48-ch MFIO), 75033 (32-ch Flight Data Acquisition Unit), 75037 (Synch/Asynch Multiplexer for ISDN, Synch, and Asynch Channels), 75030 (12-ch DSM), 75035 (26-ch Quad Serial I/O), 75023 (Aircraft Flap and Load Control)




Actuator Control Module (ACM, ARIU)

- High-Performance Brushless, Brush, or Stepper Motors, EHV's, and DDVs
- LVDT, RVDT, Potentiometer, Optical Encoder, or Resolver Position Feedback and Loop Closure
- Dual Redundant with Embedded 68332 and Dual Neuron ICs for High-Bandwidth Loop Closure
- Environmentally Protected (Temperature, Shock, Vibration, EMI, HIRF, Lightning)
- Model 75040 (ACM), 75045 (ARIU)




Distributed Fiber Optic I/O Module (DFIO)

- Modular Intelligent Sensing and Control via Fiber Optic LONWORKS Networks
- I/O Supported in Modular Blocks for Common I/O Types; Compatible with Microsmith T-Flex I/O
- Typical I/O Applications: Temperature, Strain Gauges, Pressure, Flow, Motion, Proximity, Digital I/O, Analog I/O, Current Loop, RTD, Thermocouples, and Switched AC or DC Loads
- Model 75050 (Consult Factory to Specify I/O Configuration)



PCI-Mezzanine Fiber Optic Network Interface Card for SAE AS-5370 and LONWORKS Networks

- Compatible with Popular VME, Single-Board and Desktop Computers via PCI Interface
- Conforms with IEEE 1386 and 1386.1 CCPMC Mechanical and Electrical Standards
- Embedded Control Node Plus Dual-Port RAM, with Neuron IC and 33 MHz PCI Bus Interface
- Model 75087, Specify SMA or ITT Cannon Active Device Receptacle



For additional information on products or to discuss your system requirements, call Jim Creutz at (978) 440-1010, Marketing at (978) 440-1700, or fax us at (978) 440-1800. Or check out our web page at <http://www.control-by-light.com>.

Glossary **GL**

GLOSSARY

A

ABS	average busy stream (a built-in function code)
ALU	arithmetic logic unit
API	Application Programming Interface

B

BIST	built-in self test
BCD	binary coded decimal
BP	Base Page

C

CDet	collision detect
CPU	central processing unit
CRC	cyclic redundancy check
CSMA	carrier sense multiple access

E

EMI	electromagnetic interference
EOM	end of message
ESD	electrostatic discharge

H

HS	handshake
----	-----------

I

I2C	Inter-Integrated Circuit (Philips trademark)
IR	Infrared

L

LRC	Longitudinal Redundancy Check
LSB	least significant bit/byte
LVI	low-voltage inhibit

M

MAC	media access control
MCU	microcontroller unit
MIP	Microprocessor Interface Program
MPU	microprocessor unit
MSB	most significant bit

N

ND	network diagnostic
----	--------------------

NEC National Electric Code
NM network management
NPO non-polarized

P

PAL programmable array logic
PCB printed circuit board
PCLTA PC LonTalk Adapter
PTC positive temperature coefficient

R

RF radio frequency
RFI radio frequency interference

S

SCL serial clock
SCR silicon-controlled rectifier
SDA serial data
SIDAC trademark of Teccor Corp.
SLTA/2 Serial LonTalk Adapter
SMT surface mount technology
SNVT Standard Network Variable Type

T

TOS top of stack

V

VLSI very large-scale integration

X

XIF external interface data

Index **IND**

A

A/D *see Analog-to-Digital*
acknowledge 9–15 (I), 9–31 (I)
address table 9–5 (I), 9–12 (I), 9–39 (I),
9–90 (I), EB–37 (II), AL–177 (III)
alerts 9–132 (I)
Analog-to-Digital 9–137 (I), EB–88 (II),
AL–34 (III), AL–35 (III), AL–38 (III),
AL–163 (III)
authentication 7–16 (I), 8–5 (I), 9–12 (I),
9–31 (I), 9–33 (I), EB–16 (II),
AL–20 (III)
automatic installation EB–17 (II)

B

board layout *see Appendix D*
broadcast address 9–13 (I)
buffer 9–4 (I), 9–6 (I), EB–34 (II), EB–169 (II),
EB–240 (II), EB–267 (II), EB–270 (II),
EB–281 (II), AL–147 (III)

C

capacitors EB–165 (II)
checksum 9–31 (I), 9–46 (I), 9–132 (I)
clock 1–6 (I), 4–3 (I), 4–17 (I), 4–18 (I),
9–4 (I), EB–43 (II), EB–46 (II),
EB–85 (II), EB–88 (II), EB–146 (II),
EB–148 (II), EB–150 (II), EB–168 (II),
EB–184 (II)
collision avoidance 8–6 (I), EB–27 (II),
EB–28 (II), EB–32 (II), EB–34 (II)
collision detection 1–6 (I), 4–6 (I), 8–6 (I),
9–44 (I), EB–34 (II), EB–129 (II)
communications 1–6 (I), 4–3 (I), 4–4 (I),
EB–11 (II), EB–173 (II), EB–175 (II),
EB–264 (II), AL–3 (III), AL–44 (III),
AL–175 (III)
differential mode 1–6 (I), 4–4 (I), 4–5 (I),
4–8 (I), 6–15 (I)
single-ended mode 4–4 (I), 4–5 (I), 4–6 (I)
special-purpose mode 4–4 (I), 4–9 (I)
see transceivers
configuration structure 9–4 (I), 9–24 (I),
9–31 (I), 9–35 (I), 9–93 (I), EB–11 (II),
EB–46 (II)

D

D/A *see Digital-to-Analog*

Digital-to-Analog 9–137 (I), AL–35 (III)

E

Echelon 1–4 (I), EB–19 (II), EB–34 (II),
EB–38 (II), EB–43 (II), EB–85 (II),
EB–173 (II), EB–179 (II), EB–195 (II),
EB–224 (II), EB–226 (II), EB–253 (II),
EB–261 (II), AL–10 (III), AL–22 (III),
AL–30 (III), AL–112 (III), AL–145 (III)
licensing 4–9 (I)
trademark usage 9–139 (I)
EEPROM 9–132 (I), 9–136 (I), EB–16 (II),
EB–184 (II), EB–185 (II), EB–193 (II),
AL–164 (III), AL–171 (III), AL–184 (III)
protection 1–6 (I), 9–132 (I)
EIA-232 9–96 (I), EB–163 (II), AL–3 (III),
AL–10 (III), AL–101 (III), AL–103 (III),
AL–112 (III), AL–146 (III), AL–193 (III)
EIA-485 4–12 (I), 4–13 (I), 9–100 (I),
EB–223 (II), AL–3 (III), AL–47 (III),
AL–195 (III)
electrical specifications 6–3 (I), 6–4 (I),
EB–85 (II), AL–3 (III)
communications port
glitch filter 6–14 (I)
hysteresis 6–14 (I)
differential transceiver 6–15 (I)
EPROM 9–3 (I), EB–183 (II), AL–86 (III),
AL–93 (III), AL–165 (III), AL–188 (III)
explicit messages 7–4 (I), 9–31 (I), 9–32 (I),
EB–24 (II), EB–244 (II), AL–147 (III),
AL–171 (III), AL–177 (III), AL–180 (III),
AL–181 (III), AL–183 (III), AL–186 (III),
AL–187 (III), AL–189 (III)
external memory 4–17 (I), 4–18 (I), 6–11 (I),
6–12 (I), 9–57 (I), EB–183 (II),
AL–16 (III), AL–20 (III), AL–85 (III)
EPROM memory interface 9–57 (I),
EB–186 (II)
with 32 Kbyte EPROM AL–161 (III),
AL–165 (III)
with 32 Kbyte EPROM and 24 Kbyte RAM
9–58 (I)

F

firmware 1–5 (I), 1–6 (I), EB–6 (II), EB–7 (II),
EB–16 (II), EB–34 (II), EB–39 (II),
EB–82 (II), EB–149 (II), EB–163 (II),
EB–164 (II), EB–183 (II), EB–184 (II),

- EB-185 (II), EB-187 (II), EB-189 (II), EB-273 (II), AL-10 (III), AL-34 (III), AL-85 (III), AL-87 (III), AL-146 (III), AL-161 (III)
- additional library functions 7-10 (I)
- built-in variables 7-15 (I)
- extensions 7-16 (I)
- I/O timing 5-10 (I)
- scheduler I/O timing 4-26 (I), 5-8 (I)
- supporting Neuron 3120 ICs 7-16 (I), AL-113 (III)
- version 4-31 (I), 9-6 (I), 9-52 (I), AL-114 (III)
- flash 9-3 (I), 9-60 (I), 9-61 (I), 9-62 (I)
- functions *see I/O models*

G

- Glossary GL-3
- group address 9-13 (I), 9-39 (I)

I

- I/O 5-3 (I), AL-9 (III)
 - 16-bit timer/counters 1-6 (I), 5-3 (I), 5-37 (I), EB-6 (II), EB-7 (II)
- bidirectional pins 1-6 (I), EB-6 (II), EB-7 (II), EB-38 (II), EB-82 (II), EB-85 (II), EB-88 (II), AL-9 (III), AL-22 (III), AL-74 (III), AL-76 (III), AL-151 (III), AL-161 (III)
- serial I/O objects EB-164 (II), EB-165 (II), EB-167 (II)
- timing issues 5-8 (I), 5-10 (I), 5-16 (I), 5-17 (I), 5-21 (I), 5-31 (I), 5-32 (I), 6-11 (I), 6-12 (I), EB-4 (II), EB-180 (II), EB-184 (II), AL-16 (III), AL-22 (III), AL-32 (III), AL-38 (III)
- I/O models (objects) 5-3 (I), EB-55 (II), EB-82 (II)
 - direct I/O modes 5-4 (I)
 - bit I/O 5-8 (I), 5-10 (I), EB-82 (II)
 - byte I/O 5-10 (I), 5-12 (I)
 - leveldetector input 5-6 (I), 5-10 (I), 5-13 (I), 5-36 (I)
 - nibble I/O 5-10 (I), 5-13 (I), 5-14 (I), EB-39 (II), AL-38 (III)
 - parallel I/O modes 5-4 (I), AL-9 (III), AL-74 (III), AL-145 (III), AL-151 (III), AL-153 (III)

- muxbus 5-55 (I)
- serial I/O modes 5-5 (I), 5-24 (I), 5-33 (I), 5-34 (I), EB-43 (II), EB-164 (II), EB-167 (II), EB-168 (II), EB-170 (II), EB-171 (II), AL-10 (III)
- bitshift I/O 5-24 (I), 5-25 (I), 5-26 (I)
- I²C 5-26 (I), 5-27 (I)
- magcard input 5-28 (I)
- magtrack1 input 5-29 (I)
- Neurowire I/O 5-30 (I), 5-31 (I), 5-32 (I), EB-43 (II), EB-69 (II), EB-70 (II), EB-72 (II), EB-88 (II), AL-10 (III), AL-35 (III), AL-46 (III)
- touch I/O 5-34 (I), 5-35 (I)
- wiegand input 5-36 (I), 5-37 (I)
- timer/counter input modes 5-5 (I), 5-37 (I), 5-38 (I), EB-61 (II), EB-64 (II), EB-82 (II)
- dualslope input 5-39 (I), 5-56 (I), EB-55 (II), EB-64 (II), EB-66 (II)
- edgelog input 5-40 (I), 5-56 (I)
- infrared input 5-41 (I), 5-56 (I), EB-255 (II)
- on-time EB-61 (II), EB-78 (II), EB-88 (II), AL-38 (III)
- ontime 5-38 (I), 5-42 (I), 5-56 (I)
- period input 5-43 (I), 5-56 (I)
- pulsecount input 5-44 (I), EB-78 (II)
- quadrature input 5-45 (I), EB-3 (II)
- totalcount input 5-46 (I)
- timer/counter output modes 5-6 (I), 5-37 (I), 5-47 (I), EB-65 (II)
- edgedivide output 5-47 (I), 5-56 (I)
- frequency output 5-48 (I), 5-56 (I), EB-88 (II)
- oneshot output 5-49 (I), 5-56 (I)
- pulsecount output 5-50 (I), 5-56 (I)
- pulsewidth output 5-51 (I), 5-56 (I)
- triac output 5-52 (I), 5-53 (I), 5-56 (I)
- triggered count output 5-54 (I), 5-56 (I)
- ID *see Neuron ID*
- installation 9-97 (I), 9-133 (I), EB-10 (II), EB-83 (II), EB-179 (II), EB-186 (II), EB-193 (II), EB-195 (II), EB-256 (II), EB-257 (II), AL-44 (III), AL-163 (III), AL-175 (III), AL-196 (III)

Internet *see World Wide Web*

L

licensing

Echelon 9-139 (I)

LiteNode Kit Connectors 9-131 (I)

LonBuilder 1-3 (I), 1-4 (I), 1-5 (I), 2-3 (I),
9-3 (I), 9-134 (I), EB-12 (II),
EB-14 (II), EB-17 (II), EB-82 (II),
EB-147 (II), EB-179 (II), EB-180 (II),
EB-181 (II), EB-182 (II), EB-183 (II),
EB-184 (II), EB-185 (II), EB-186 (II),
EB-187 (II), EB-189 (II), EB-193 (II),
AL-16 (III), AL-20 (III), AL-22 (III),
AL-75 (III), AL-85 (III), AL-87 (III),
AL-97 (III), AL-112 (III), AL-145 (III),
AL-146 (III), AL-183 (III), AL-189 (III)

LonManager 9-5 (I), 9-97 (I), EB-21 (II),
EB-23 (II), EB-25 (II), EB-26 (II)

LONMARK EB-195 (II), AL-177 (III),
AL-189 (III)

LonTalk 1-3 (I), 1-6 (I), 2-3 (I), 8-3 (I),
9-3 (I), 9-30 (I), 9-97 (I), EB-10 (II),
EB-12 (II), EB-13 (II), EB-14 (II),
EB-16 (II), EB-18 (II), EB-23 (II),
EB-24 (II), EB-27 (II),
EB-117 (II)-EB-143 (II), EB-145 (II),
EB-146 (II), EB-148 (II), EB-163 (II),
EB-164 (II), EB-226 (II), EB-240 (II),
EB-265 (II), AL-44 (III), AL-55 (III),
AL-146 (III), AL-161 (III), AL-164 (III),
AL-171 (III), AL-175 (III)

acknowledge 7-5 (I), 8-5 (I), EB-31 (II),
EB-129 (II), EB-145 (II),
AL-31 (III), AL-148 (III),
AL-164 (III)

addressing limits 8-4 (I)

request response 7-5 (I), 8-5 (I),
EB-33 (II), EB-129 (II),
EB-240 (II), AL-164 (III),
AL-184 (III)

unackd_rpt 7-5 (I), 8-5 (I), EB-129 (II),
AL-164 (III)

unacknowledge 7-5 (I), 8-5 (I),
EB-129 (II), EB-145 (II),
EB-240 (II), AL-148 (III),
AL-164 (III)

LONWORKS 2-3 (I), EB-27 (II), EB-28 (II),
EB-33 (II), EB-37 (II), EB-88 (II),

EB-117 (II), EB-135 (II), EB-138 (II),
EB-163 (II), EB-179 (II), EB-223 (II),
EB-261 (II), EB-263 (II), EB-264 (II),
EB-265 (II), EB-267 (II), AL-14 (III),
AL-48 (III), AL-61 (III), AL-62 (III),
AL-74 (III), AL-77 (III), AL-175 (III),
AL-176 (III), AL-177 (III), AL-178 (III),
AL-184 (III), AL-189 (III), AL-190 (III),
AL-191 (III), AL-197 (III)

overview and architecture 2-3 (I),
EB-10 (II)

programming model 7-3 (I), AL-112 (III),
AL-145 (III), AL-191 (III),
AL-192 (III), AL-197 (III)

M

M143120DWEVK 9-100 (I)

M143120FBEVK 9-103 (I)

M143150EVK 9-106 (I)

M143204EVK 9-110 (I)

M143206EVK 9-114 (I)

M143208EVK 9-117 (I)

M143232EVK 9-121 (I)

M143235EVK 9-124 (I)

MC143120B1 2-5 (I)

MC143120E2 2-6 (I)

programming AL-112 (III)

MC143120FE2 2-8 (I)

MC143120LE2 2-10 (I)

MC143150B1 2-12 (I)

MC143150B2 2-13 (I)

MC143238EVK 9-126 (I), 9-128 (I)

MC143239EVK 9-126 (I), 9-129 (I)

MC143240EVK 9-130 (I)

MC143245EVK 9-127 (I)

memory 9-57 (I), 9-132 (I), EB-12 (II),
EB-183 (II), EB-184 (II), EB-185 (II),
AL-85 (III)

allocation AL-16 (III), AL-20 (III),
AL-171 (III)

base page layout 3-7 (I)

checksums 9-132 (I)

see EEPROM

see EPROM

external 4-17 (I), 4-18 (I), AL-85 (III)

map 9-88 (I), AL-20 (III), AL-87 (III),
AL-97 (III)

preprogrammed ROM 1-6 (I), AL-85 (III)

static RAM 1-6 (I), 9-62 (I), AL-85 (III),

AL-87 (III), AL-93 (III)
memory structures and tables
 domain tables 9-4 (I), 9-5 (I), 9-11 (I),
 9-12 (I), 9-34 (I), 9-89 (I),
 AL-176 (III), AL-178 (III),
 AL-179 (III)
Neuron fixed structure 9-4 (I), 9-88 (I),
 9-91 (I)
Neuron memory maps 9-5 (I), 9-87 (I),
 AL-87 (III)
 read-only data structure 9-6 (I)
message services 8-5 (I), 9-30 (I), EB-14 (II),
 EB-30 (II), EB-31 (II), EB-33 (II),
 EB-36 (II), EB-37 (II), AL-184 (III)
MIP (Microprocessor Interface Program)
 9-41 (I), 9-91 (I), EB-24 (II),
 EB-163 (II), AL-10 (III), AL-189 (III)
model number 9-8 (I)
monitoring and control EB-24 (II)
Motorola
 evaluation and I/O interface boards
 AL-22 (III), AL-61 (III), AL-113 (III)
 phone numbers *see back of book*

N

network address EB-13 (II)
network driver
 required functions EB-267 (II)
network management 7-3 (I), 9-93 (I),
 EB-10 (II), EB-12 (II), EB-23 (II),
 EB-24 (II), EB-28 (II), EB-30 (II),
 EB-93 (II), EB-96 (II), EB-179 (II),
 EB-186 (II), AL-10 (III), AL-14 (III),
 AL-112 (III), AL-115 (III), AL-146 (III),
 AL-148 (III), AL-150 (III), AL-152 (III),
 AL-163 (III), AL-183 (III), AL-189 (III),
 AL-191 (III), AL-196 (III)
 diagnostic services 8-6 (I), 9-30 (I)
network variables 9-4 (I), 9-17 (I), 9-31 (I),
 EB-16 (II), EB-24 (II), EB-40 (II),
 EB-91 (II), EB-92 (II), EB-93 (II),
 EB-94 (II), EB-95 (II), EB-96 (II),
 EB-97 (II), EB-100 (II), EB-101 (II),
 EB-102 (II), EB-103 (II), EB-104 (II),
 EB-105 (II), EB-106 (II), EB-107 (II),
 EB-108 (II), EB-149 (II), EB-169 (II),
 EB-195 (II), EB-240 (II), EB-241 (II),
 EB-242 (II), AL-10 (III), AL-35 (III),
 AL-47 (III), AL-76 (III), AL-77 (III),

AL-146 (III), AL-171 (III), AL-172 (III),
AL-173 (III), AL-174 (III), AL-177 (III),
AL-193 (III)
aliases 7-6 (I), 9-11 (I), 9-17 (I), 9-40 (I)
configuration table field descriptions
 9-17 (I), AL-186 (III)
Neuron EB-10 (II), EB-14 (II), EB-16 (II),
 EB-38 (II), EB-43 (II), EB-147 (II),
 EB-183 (II), EB-253 (II), AL-34 (III),
 AL-44 (III), AL-55 (III)
block diagram 1-3 (I), 1-4 (I)
dry pack 9-68 (I), 9-133 (I)
family 1-4 (I), 1-5 (I)
see firmware
handling precautions 9-68 (I), 9-133 (I)
hardware considerations 5-4 (I), 5-10 (I),
 EB-5 (II), EB-6 (II), EB-7 (II),
 EB-10 (II), EB-28 (II), EB-34 (II),
 EB-43 (II), EB-240 (II), AL-34 (III),
 AL-37 (III), AL-44 (III), AL-85 (III)
hardware design 9-73 (I)
hardware resources 1-6 (I), EB-80 (II)
instruction timings EB-147 (II)
see LONWORKS
see model number
processing units AL-161 (III)
register set 3-6 (I)
specifications 1-5 (I)
timer/counter external connections 5-3 (I)
Neuron ID 9-32 (I), EB-14 (II)
 48-bit ID 1-6 (I), 9-13 (I), 9-35 (I),
 AL-184 (III)
 address field descriptions 9-16 (I)
 address format 9-13 (I), 9-16 (I)
Neurowire *see I/O models*
NodeBuilder 1-4 (I), 2-3 (I), 9-3 (I), 9-52 (I),
 9-98 (I)

O

oscillator *see clock*

P

package
 MC143120 dimensions 6-21 (I)
 MC143120 pad layout 6-23 (I)
 MC143120 pin assignments 6-20 (I)
 MC143150 dimensions 6-18 (I)
 MC143150 pad layout 6-19 (I)
 MC143150 pin assignments 6-17 (I)

- mechanical specifications 6–3 (I)
- pin descriptions 6–16 (I)
- sockets for Neuron ICs 6–23 (I)
- parallel I/O AL–9 (III), AL–15 (III)
 - handshaking 4–9 (I), 5–20 (I), 5–22 (I), AL–9 (III), AL–13 (III), AL–74 (III), AL–145 (III)
 - interface 5–15 (I), AL–9 (III), AL–145 (III)
 - MC683xx AL–74 (III), AL–146 (III)
 - MC68HC11 AL–14 (III), AL–15 (III), AL–145 (III), AL–151 (III)
 - slave A 5–15 (I), 5–17 (I), AL–9 (III), AL–74 (III)
 - slave B 5–19 (I), 5–20 (I), 5–21 (I), AL–9 (III), AL–74 (III), AL–76 (III)
 - token passing 5–20 (I), AL–9 (III), AL–10 (III), AL–11 (III), AL–75 (III), AL–76 (III), AL–145 (III)
- phantom router
 - creating AL–142 (III)
- pin assignment(s) *see package*
- preemption 7–9 (I), AL–16 (III)
- priority 4–7 (I), 8–6 (I), EB–16 (II), EB–34 (II), EB–243 (II), AL–11 (III), AL–20 (III), AL–152 (III)

Q

quadrature *see I/O models*

R

- Raytheon AL–197 (III)
- replacing a damaged node EB–13 (II)
- request response 9–15 (I), 9–31 (I)
- reset 4–3 (I), 9–34 (I), EB–85 (II), AL–14 (III), AL–15 (III)
 - 0.8 μ Neuron IC 4–22 (I)
 - LVI/LVD 4–23 (I), AL–14 (III), AL–150 (III)
 - MC143120 reset sequence 4–27 (I)
 - MC143150 reset sequence 4–28 (I)
 - Motorola low-voltage detector ICs AL–14 (III), AL–150 (III)
 - output pin state transitions 4–30 (I)
 - power on 4–21 (I), 4–22 (I), 9–132 (I), EB–184 (II)
 - processes and timing 4–23 (I), 4–28 (I)
 - timeline
 - MC143120DW and MC143150FU/FU1 4–24 (I)
 - timing diagram for the 1.2 μ and 0.8 μ Neu-

- ron IC 4–22 (I)
- typical start-up times 4–19 (I)
- response time EB–28 (II)

S

- scheduler 1–6 (I), 7–5 (I), 7–9 (I), 9–3 (I), 9–34 (I), EB–37 (II), EB–169 (II)
- serial I/O modes
 - Neurowire I/O 9–136 (I)
- service pin 1–6 (I), 4–30 (I), 9–30 (I), 9–36 (I), EB–14 (II), EB–85 (II), EB–186 (II), EB–189 (II), EB–189 (II)–EB–192 (II), AL–184 (III), AL–191 (III)
 - buffer written into 4–31 (I), 4–32 (I)
 - circuit 4–31 (I)
- services EB–23 (II)
- sleep mode 1–6 (I)
 - sleep/wakeup circuitry 4–10 (I), 4–19 (I)
- SNVT EB–40 (II), EB–88 (II), EB–195 (II), EB–242 (II), EB–243 (II), AL–177 (III)
- alias field descriptions 9–24 (I)
- structures 9–20 (I), 9–35 (I), 9–92 (I), EB–242 (II), EB–243 (II), EB–244 (II)
- software
 - see firmware*
 - see LonBuilder*
 - see NodeBuilder*
- soldering 9–68 (I), 9–133 (I)
- special-purpose 4–4 (I), 4–7 (I), 4–9 (I), EB–263 (II)
- SPI *see I/O models (Neurowire)*
- subnet/node address 9–13 (I)
- support tools 2–3 (I), 4–3 (I), 9–96 (I), AL–75 (III), AL–112 (III), AL–145 (III), AL–148 (III), AL–149 (III), AL–160 (III), AL–175 (III), AL–191 (III), AL–197 (III)
- Echelon 9–97 (I), EB–13 (II), EB–82 (II), EB–119 (II), EB–173 (II), EB–179 (II), EB–180 (II), EB–184 (II), EB–187 (II), EB–263 (II), EB–280 (II), AL–10 (III), AL–112 (III), AL–189 (III), AL–191 (III), AL–192 (III), AL–193 (III), AL–195 (III)
- Motorola 9–96 (I), AL–55 (III), AL–112 (III)

T

timer/counter circuits EB-88 (II)
timer/counter input modes
 infrared input 4-3 (I)
timer/counters
 see I/O objects
 pulse train output 5-57 (I)
 resolution and range 5-56 (I)
 square wave output 5-57 (I)
timers 7-3 (I), 9-33 (I), EB-36 (II), EB-37 (II)
tools *see support tools*
transceivers 4-3 (I), 9-97 (I), 9-133 (I),
 EB-184 (II), EB-280 (II), EB-281 (II),
 EB-282 (II)
 communications port 4-4 (I)
 differential 4-8 (I), 9-28 (I), EB-263 (II),
 AL-47 (III)
 direct connect network interface 4-13 (I)
 direct-drive 4-12 (I)
 see EIA-232
 see EIA-485
 internal block diagram 4-4 (I)
 packet timing 4-6 (I)
 power-line 4-17 (I), 9-97 (I), EB-11 (II),
 EB-163 (II), EB-184 (II),
 EB-223 (II), EB-253 (II),
 EB-280 (II), AL-48 (III)
 radio frequency (RF) 4-3 (I), 4-17 (I),

 EB-28 (II), EB-256 (II), AL-48 (III)
 receiver jitter tolerance 4-8 (I)
 single-ended 4-4 (I)
 special-purpose mode 4-7 (I), 9-25 (I),
 9-47 (I), EB-263 (II)
 transmit and receive status bits 4-11 (I)
transformer 4-12 (I), 4-13 (I), EB-173 (II)
twisted pair 9-97 (I)
twisted-pair 4-12 (I), 4-14 (I), EB-11 (II),
 EB-34 (II), EB-163 (II),
 EB-173 (II), EB-185 (II),
 EB-223 (II), AL-160 (III)
turnaround address 9-13 (I)

U

unackd_rpt 9-31 (I)
unacknowledge 9-31 (I)

W

watchdog timer 4-20 (I), 9-44 (I), EB-273 (II),
 EB-279 (II), AL-12 (III), AL-22 (III)
when clause 5-8 (I), 5-9 (I), 5-38 (I), 7-9 (I),
 EB-37 (II), EB-153 (II), AL-16 (III),
 AL-77 (III), AL-146 (III)
World Wide Web AL-145 (III)
WSI AL-85 (III), AL-86 (III), AL-87 (III),
 AL-93 (III), AL-95 (III), AL-97 (III)

MOTOROLA AUTHORIZED DISTRIBUTOR & WORLDWIDE SALES OFFICES

NORTH AMERICAN DISTRIBUTORS

UNITED STATES

ALABAMA

Huntsville

Allied Electronics, Inc. (205)721-3500
 Arrow Electronics (205)837-6955
 FAI (205)837-9209
 Future Electronics (205)830-2322
 Hamilton/Hallmark (205)837-8700
 Newark (205)837-9091
 Wyle Electronics (205)830-1119

Mobile

Allied Electronics, Inc. (334)476-1875

ARIZONA

Phoenix

Allied Electronics, Inc. (602)831-2002
 FAI (602)731-4661
 Future Electronics (602)968-7140
 Hamilton/Hallmark (602)736-7000
 Wyle Electronics (602)804-7000

Tempe

Arrow Electronics (602)966-6600
 Newark (602)966-6340
 PENSTOCK (602)967-1620

ARKANSAS

Little Rock

Newark (501)225-8130

CALIFORNIA

Agoura Hills

Future Electronics (818)865-0040

Calabassas

Arrow Electronics (818)880-9686
 Wyle Electronics (818)880-9000

Culver City

Hamilton/Hallmark (310)558-2000

Irvine

Arrow Electronics (714)587-0404
 Arrow Zeus (714)581-4622
 FAI (714)753-4778
 Future Electronics (714)453-1515
 Hamilton/Hallmark (714)789-4100
 Wyle Laboratories Corporate .. (714)753-9953
 Wyle Electronics (714)789-9953

Los Angeles

FAI (818)879-1234

Manhattan Beach

PENSTOCK (310)546-8953

Newberry Park

PENSTOCK (805)375-6680

Orange County

Allied Electronics, Inc. (714)727-3010

Palo Alto

Newark (650)812-6300

Rancho Cordova

Wyle Electronics (916)638-5282

Riverside

Allied Electronics, Inc. (909)980-6522
 Newark (909)980-2105

Rocklin

Hamilton/Hallmark (916)632-4500

Roseville

Wyle Electronics (916)783-9953

Sacramento

Allied Electronics, Inc. (916)632-3104
 FAI (916)782-7882
 Newark (916)565-1760

San Diego

Allied Electronics, Inc. (619)279-2550
 Arrow Electronics (619)565-4800
 FAI (619)623-2888
 Future Electronics (619)625-2800
 Hamilton/Hallmark (619)571-7540
 Newark (619)453-8211
 PENSTOCK (619)623-9100
 Wyle Electronics (619)558-6600

San Fernando Valley

Allied Electronics, Inc. (818)598-0130

CALIFORNIA – continued

San Jose

Allied Electronics, Inc. (408)383-0366
 Arrow Electronics (408)441-9700
 Arrow Electronics (408)428-6400
 Arrow Zeus (408)629-4789
 FAI (408)434-0369
 Future Electronics (408)434-1122

Santa Clara

Wyle Electronics (408)727-2500

Santa Fe Springs

Newark (562)929-9722

Sierra Madre

PENSTOCK (818)355-6775

Sunnyvale

Hamilton/Hallmark (408)435-3600
 PENSTOCK (408)730-0300

Thousand Oaks

Newark (805)449-1480

Woodland Hills

Hamilton/Hallmark (818)594-0404

COLORADO

Lakewood

FAI (303)237-1400
 Future Electronics (303)232-2008

Denver

Allied Electronics, Inc. (303)790-1664
 Newark (303)373-4540

Englewood

Arrow Electronics (303)799-0258
 Hamilton/Hallmark (303)790-1662
 PENSTOCK (303)799-7845

Thornton

Wyle Electronics (303)457-9953

CONNECTICUT

Bloomfield

Newark (860)243-1731

Cheshire

Allied Electronics, Inc. (203)272-7730
 FAI (203)250-1319
 Future Electronics (203)250-0083
 Hamilton/Hallmark (203)271-5700

Wallingford

Arrow Electronics (203)265-7741
 Wyle Electronics (203)269-8077

FLORIDA

Altamonte Springs

Future Electronics (407)865-7900

Clearwater

FAI (813)530-1665
 Future Electronics (813)530-1222

Deerfield Beach

Arrow Electronics (305)429-8200
 Wyle Electronics (954)420-0500

Ft. Lauderdale

FAI (954)428-9494
 Future Electronics (954)426-4043
 Hamilton/Hallmark (954)677-3500
 Newark (954)486-1151

Jacksonville

Allied Electronics, Inc. (904)739-5920
 Newark (904)399-5041

Lake Mary

Arrow Electronics (407)333-9300
 Arrow Zeus (407)333-3055

Largo/Tampa/St. Petersburg

Hamilton/Hallmark (813)507-5000
 Newark (813)287-1578
 Wyle Electronics (813)576-3004

Miami

Allied Electronics, Inc. (305)558-2511

Maitland

Wyle Electronics (407)740-7450

Orlando

Allied Electronics, Inc. (407)539-0055
 FAI (407)865-9555
 Newark (407)896-8350

FLORIDA – continued

Tallahassee

FAI (904)668-7772

Tampa

Allied Electronics, Inc. (813)579-4660
 Newark (813)287-1578
 PENSTOCK (813)247-7556

Winter Park

Hamilton/Hallmark (407)657-3300
 PENSTOCK (407)672-1114

GEORGIA

Atlanta

Allied Electronics, Inc. (770)497-9544
 FAI (404)447-4767

Duluth

Arrow Electronics (404)497-1300
 Hamilton/Hallmark (770)623-4400

Norcross

Future Electronics (770)441-7676
 Newark (770)448-1300
 PENSTOCK (770)734-9990
 Wyle Electronics (770)441-9045

IDAHO

Boise

Allied Electronics, Inc. (208)331-1414
 FAI (208)376-8080

ILLINOIS

Addison

Wyle Laboratories (708)620-0969

Arlington Heights

Hamilton/Hallmark (847)797-7300

Chicago

Allied Electronics, Inc. (North) .. (847)548-9330
 Allied Electronics, Inc. (South) .. (708)535-0038
 FAI (708)843-0034
 Newark Electronics Corp. (773)784-5100

Hoffman Estates

Future Electronics (708)882-1255

Itasca

Arrow Electronics (708)250-0500
 Arrow Zeus (630)595-9730

Lombard

Newark (630)317-1000

Palatine

PENSTOCK (708)934-3700

Rockford

Allied Electronics, Inc. (815)636-1010
 Newark (815)229-0225

Springfield

Newark (217)787-9972

Wood Dale

Allied Electronics, Inc. (630)860-0007

INDIANA

Indianapolis

Allied Electronics, Inc. (317)571-1880
 Arrow Electronics (317)299-2071
 Hamilton/Hallmark (317)575-3500
 FAI (317)469-0441
 Future Electronics (317)469-0447
 Newark (317)844-0047
 Wyle Electronics (317)581-6152

Ft. Wayne

Newark (219)484-0766
 PENSTOCK (219)432-1277

IOWA

Bettendorf

Newark (319)359-3711

Cedar Rapids

Allied Electronics, Inc. (319)390-5730
 Newark (319)393-3800

KANSAS

Kansas City

Allied Electronics, Inc. (913)338-4372
 FAI (913)381-6800

Lenexa

Arrow Electronics (913)541-9542

AUTHORIZED DISTRIBUTORS – continued

UNITED STATES – continued

KANSAS – continued

Olathe
PENSTOCK (913)829-9330

Overland Park
Future Electronics (913)649-1531
Hamilton/Hallmark (913)663-7900
Newark (913)677-0727

KENTUCKY

Louisville
Allied Electronics, Inc. (502)452-2293
Newark (502)423-0280

LOUISIANA

New Orleans
Allied Electronics, Inc. (504)466-7575
Newark (504)838-9771

MARYLAND

Baltimore
Allied Electronics, Inc. (410)312-0810
FAI (410)312-0833

Columbia
Arrow Electronics (301)596-7800
Arrow Zeus (410)309-1541
Future Electronics (410)290-0600
Hamilton/Hallmark (410)720-3400
PENSTOCK (410)290-3746
Wyle Electronics (410)312-4844

Hanover
Newark (410)712-6922

MASSACHUSETTS

Bedford
Wyle Electronics (781)271-9953

Boston
Allied Electronics, Inc. (617)255-0361
Arrow Electronics (508)658-0900
FAI (508)779-3111
Newark 1-800-4NEWARK

Bolton
Future Corporate (978)779-3000

Burlington
PENSTOCK (617)229-9100

Lowell
Newark (978)551-4300

Peabody
Allied Electronics, Inc. (508)538-2401
Hamilton/Hallmark (508)532-3701

Wilmington
Arrow Zeus (978)658-4776

Worcester
Newark (508)229-2200

MICHIGAN

Detroit
Allied Electronics, Inc. (313)416-9300
FAI (313)513-0015
Future Electronics (616)698-6800

Grand Rapids
Allied Electronics, Inc. (616)365-9960
Newark (616)954-6700

Livonia
Arrow Electronics (810)455-0850
Future Electronics (313)261-5270
Hamilton/Hallmark (313)416-5800

Novi
Wyle Electronics (248)374-9953

Saginaw
Newark (517)799-0480

Troy
Newark (248)583-2899

MINNESOTA

Bloomington
Wyle Electronics (612)853-2280

Burnsville
PENSTOCK (612)882-7630

Eden Prairie
Arrow Electronics (612)941-5280
FAI (612)947-0909
Future Electronics (612)944-2200
Hamilton/Hallmark (612)881-2600

MINNESOTA – continued

Minneapolis
Allied Electronics, Inc. (612)938-5633
Newark (612)331-6350

MISSISSIPPI

Jackson
Newark (601)956-3834

MISSOURI

Earth City
Hamilton/Hallmark (314)770-6300

St. Louis
Allied Electronics, Inc. (314)240-9405
Arrow Electronics (314)567-6888
Future Electronics (314)469-6805
FAI (314)542-9922
Newark (314)991-0400

NEBRASKA

Omaha
Allied Electronics, Inc. (402)697-0038
Newark (402)592-2423

NEVADA

Las Vegas
Allied Electronics, Inc. (702)258-1087
Wyle Electronics (702)765-7117

NEW JERSEY

Bridgewater
PENSTOCK (908)575-9490

East Brunswick
Allied Electronics, Inc. (908)613-0828
Newark (732)937-6600

Fairfield

FAI (201)331-1133

Marlton

Arrow Electronics (609)596-8000
FAI (609)988-1500
Future Electronics (609)596-4080

Mt. Laurel

Hamilton/Hallmark (609)222-6400
Wyle Electronics (609)439-9110

Oradell

Wyle Electronics (201)261-3200

Pinebrook

Arrow Electronics (201)227-7880
Wyle Electronics (973)882-8358

Parsippany

Future Electronics (201)299-0400
Hamilton/Hallmark (201)515-1641

NEW MEXICO

Albuquerque
Allied Electronics, Inc. (505)266-7565
Hamilton/Hallmark (505)293-5119
Newark (505)828-1878

NEW YORK

Albany
Newark (518)489-1963

Buffalo
Newark (716)631-2311

Great Neck
Allied Electronics, Inc. (516)487-5211

Hauppauge
Allied Electronics, Inc. (516)234-0485
Arrow Electronics (516)231-1000
FAI (516)348-3700
Future Electronics (516)234-4000
Hamilton/Hallmark (516)434-7400
Newark (516)567-4200
PENSTOCK (516)724-9580
Wyle Electronics (516)231-7850

Henrietta
Wyle Electronics (716)334-5970

Konkoma

Hamilton/Hallmark (516)737-0600

Pittsford

Newark (716)381-4244

Poughkeepsie

Allied Electronics, Inc. (914)452-1470
Newark (914)298-2810

Purchase

Arrow Zeus (914)701-7400

NEW YORK – continued

Rochester

Allied Electronics, Inc. (716)292-1670
Arrow Electronics (716)427-0300
Future Electronics (716)387-9550
FAI (716)387-9600
Hamilton/Hallmark (716)272-2740

Syracuse

Allied Electronics, Inc. (315)446-7411
FAI (315)451-4405
Future Electronics (315)451-2371
Newark (315)457-4873

NORTH CAROLINA

Charlotte

Allied Electronics, Inc. (704)525-0300
FAI (704)548-9503
Future Electronics (704)547-1107
Newark (704)535-5650

Greensboro

Newark (910)294-2142

Morrisville

Wyle Electronics (919)469-1502

Raleigh

Allied Electronics, Inc. (919)876-5845
Arrow Electronics (919)876-3132
FAI (919)876-0088
Future Electronics (919)790-7111
Hamilton/Hallmark (919)872-0712

OHIO

Centerville

Arrow Electronics (513)435-5563

Cincinnati

Allied Electronics, Inc. (513)771-6990
Newark (513)942-8700

Cleveland

Allied Electronics, Inc. (216)831-4900
FAI (216)446-0061
Newark (216)391-9330

Columbus

Allied Electronics, Inc. (614)785-1270
Newark (614)326-0352

Dayton

FAI (513)427-6090
Future Electronics (513)426-0090
Hamilton/Hallmark (513)439-6735
Newark (937)294-8980

Mayfield Heights

Future Electronics (216)449-6996

Miamisburg

Wyle Electronics (937)436-9953

Solon

Arrow Electronics (216)248-3990
Hamilton/Hallmark (216)498-1100
Wyle Electronics (440)248-9996

Toledo

Newark (419)866-0404

Worthington

Hamilton/Hallmark (614)888-3313

OKLAHOMA

Oklahoma City

Newark (405)943-3700

Tulsa

Allied Electronics, Inc. (918)250-4505
FAI (918)492-1500
Hamilton/Hallmark (918)459-6000

OREGON

Beaverton

Arrow/Almac Electronics Corp. . (503)629-8090
Future Electronics (503)645-9454
Hamilton/Hallmark (503)526-6200

Portland

Allied Electronics, Inc. (503)626-9921
FAI (503)297-5020
Newark (503)297-1984
PENSTOCK (503)646-1670
Wyle Electronics (503)598-9953

AUTHORIZED DISTRIBUTORS – continued

UNITED STATES – continued

PENNSYLVANIA

Allentown
Newark (610)434-7171

Chadds Ford
Allied Electronics, Inc. (610)388-8455

Coatesville
PENSTOCK (610)383-9536

Ft. Washington
Newark (215)654-1434

Harrisburg
Allied Electronics, Inc. (717)540-7101

Philadelphia
Allied Electronics, Inc. (609)234-7769

Pittsburgh
Allied Electronics, Inc. (412)931-2774
Arrow Electronics (412)963-6807
Newark (412)788-4790

SOUTH CAROLINA

Greenville
Allied Electronics, Inc. (864)288-8835
Newark (864)288-9610

TENNESSEE

Knoxville
Newark (423)588-6493

Memphis
Newark (901)396-7970

TEXAS

Austin
Allied Electronics, Inc. (512)219-7171
Arrow Electronics (512)835-4180
Future Electronics (512)502-0991
FAI (512)346-6426
Hamilton/Hallmark (512)219-3700
Newark (512)338-0287
PENSTOCK (512)346-9762
Wyle Electronics (512)833-9953

Benbrook
PENSTOCK (817)249-0442

Brownsville
Allied Electronics, Inc. (210)548-1129

Carrollton
Arrow Electronics (972)380-6464
Arrow Zeus (972)380-4330

Dallas
Allied Electronics, Inc. (214)341-8444
FAI (972)231-7195
Future Electronics (972)437-2437
Hamilton/Hallmark (214)553-4300
Newark (972)458-2528

El Paso
Allied Electronics, Inc. (915)779-6294
FAI (915)577-9531
Newark (915)772-6367

Ft. Worth
Allied Electronics, Inc. (817)595-3500

Houston
Allied Electronics, Inc. (281)446-8005
Arrow Electronics (281)647-6868
FAI (713)952-7088
Future Electronics (713)785-1155
Hamilton/Hallmark (713)781-6100
Newark (281)894-9334
Wyle Electronics (713)784-9953

Richardson
PENSTOCK (972)479-9215
Wyle Electronics (972)235-9953

San Antonio
FAI (210)738-3330

UTAH

Draper
Wyle Electronics (801)523-2335

Salt Lake City
Allied Electronics, Inc. (801)261-5244
Arrow Electronics (801)973-6913
FAI (801)467-9696
Future Electronics (801)467-4448
Hamilton/Hallmark (801)266-2022
Newark (801)261-5660

West Valley City
Wyle Electronics (801)974-9953

VIRGINIA

Herndon
Newark (703)707-9010

Richmond
Newark (804)282-5671

Springfield
Allied Electronics, Inc. (703)644-9515

Virginia Beach
Allied Electronics, Inc. (757)363-8662

WASHINGTON

Bellevue
Almac Electronics Corp. (206)643-9992
PENSTOCK (206)454-2371

Bothell
Future Electronics (206)489-3400

Kirkland
Newark (425)814-6230

Redmond
Hamilton/Hallmark (206)882-7000
Wyle Electronics (425)881-1150

Seattle
Allied Electronics, Inc. (206)251-0240
FAI (206)485-6616

Spokane
Newark (509)327-1935

WISCONSIN

Brookfield
Arrow Electronics (414)792-0150
Future Electronics (414)879-0244
Wyle Electronics (414)879-0434

Madison
Newark (608)278-0177

Milwaukee
Allied Electronics, Inc. (414)796-1280
FAI (414)792-9778

New Berlin
Hamilton/Hallmark (414)780-7200

Wauwatosa
Newark (414)453-9100

CANADA

ALBERTA

Calgary

FAI (403)291-5333
Future Electronics (403)250-5550
Hamilton/Hallmark (800)663-5500
Newark (800)463-9275

Edmonton

FAI (403)438-5888
Future Electronics (403)438-2858
Hamilton/Hallmark (800)663-5500
Newark (800)463-9275

Saskatchewan

Hamilton/Hallmark (800)663-5500

BRITISH COLUMBIA

Vancouver

Allied Electronics, Inc. (604)420-9691
Arrow Electronics (604)421-2333
FAI (604)654-1050
Future Electronics (604)294-1166
Hamilton/Hallmark (604)420-4101
Newark (800)463-9275

MANITOBA

Winnipeg

FAI (204)786-3075
Future Electronics (204)944-1446
Hamilton/Hallmark (800)663-5500
Newark (800)463-9275

ONTARIO

Kanata

PENSTOCK (613)592-6088

London

Newark (519)685-4280

Mississauga

PENSTOCK (905)403-0724
Newark (905)670-2888

Ottawa

Allied Electronics, Inc. (613)228-1964
Arrow Electronics (613)226-6903
FAI (613)820-8244
Future Electronics (613)727-1800
Hamilton/Hallmark (613)226-1700

Toronto

Arrow Electronics (905)670-7769
FAI (905)612-9888
Future Electronics (905)612-9200
Hamilton/Hallmark (905)564-6060
Newark (905)670-2888

QUEBEC

Montreal

Arrow Electronics (514)421-7411
FAI (514)694-8157
Future Electronics (514)694-7710
Hamilton/Hallmark (514)335-1000

Mt. Royal

Newark (514)738-4488

Quebec City

Arrow Electronics (418)687-4231
FAI (418)682-5775
Future Electronics (418)877-6666

INTERNATIONAL DISTRIBUTORS

ARGENTINA

Electrocomponentes (5-41) 375-3366
Elko (5-41) 372-1101

AUSTRALIA

Avnet VSI Electronics (Aust.) (61)2 9878-1299
Farnell (61)2 9645-8888
Veltek Australia Pty. Ltd. (61)3 9574-9300

AUSTRIA

EBV Elektronik (43) 189152-0
Farnell (49) 8961 393939
SEI/Elbatex GmbH (43) 1 866420
Spoerle Electronic (43) 1 360460

BELGIUM

EBV Elektronik (32) 2 716 0010
Farnell (32) 3 227 3647
SEI/Belgium (32) 2 460 0747
Spoerle Electronic (32) 2 725 4660

BRAZIL

Farnell (5511) 445-7400
Future (019) 235-1511
Intertek (011) 266-2922
Karimex (011) 524-2366
Masktrade (011) 3361-2766
Panamericana (011) 223-0222
Siletex (011) 536-4401
Tec (011) 5505-2046
Teleradio (011) 574-0788

BULGARIA

Macro Group (359) 2708140

CHINA

Arrow Asia/Pac Ltd (852)2 484-2113
Avnet WKK Components Ltd. (852)2 357-8888
China El. App. Corp. Beijing (86)10 6828-9951
Future Advanced Electronics Ltd. . (852)2 305-3633
Nanco Electronics Supply Ltd. . (852)2 765-3025
Qing Cheng Enterprises Ltd. . (852)2 493-4202

CZECH REPUBLIC

EBV Elektronik (420) 2 90022101
Spoerle Electronic (420) 2 71737173
SEI/Elbatex (420) 2 4763707
Macro Group (420) 2 3412182

DENMARK

Arrow Denmark A/S (45) 44 508200
A/S Avnet EMG (45) 44 880800
EBV Elektronik - Soeborg (45) 39690511
EBV Elektronik - Aabyhoj (45) 86250466
Future Electronics (45) 961 00 961

ESTONIA

Arrow Field Eesti (372) 6503288
Avnet Baltronic (372) 6397000

FINLAND

Arrow Finland (358) 9 476660
Avnet Nortek (358) 9 613181
EBV Elektronik (358) 9 8557730
Future Electronics (358) 9 345 5400

FRANCE

Arrow Electronique (33) 1 49 78 49 78
Avnet (33) 1 49 65 27 00
EBV Elektronik (33) 1 40963000
Farnell (33) 474 659466
Future Electronics (33) 1 69821111
Newark (33) 1 30954060
Sonepar Electronique (33) 1 69 19 89 00

GERMANY

Avnet EMG (49) 89 4511001
EBV Elektronik GmbH (49) 89 99114-0
Farnell (49) 89 61 393939
Future Electronics GmbH (49) 89-957 270
SEI/Jermyn GmbH (49) 6431-5080
Newark (49)2154-70011
Sasco Semiconductor (49) 89-46110
Spoerle Electronic (49) 6103-304-0

GREECE

EBV Elektronik (30) 13414300

HONG KONG

Avnet WKK Components Ltd. (852)2 357-8888
Farnell (65) 788-0200
Future Advanced Electronics Ltd. . (852)2 305-3633
Nanco Electronics Supply Ltd. . (852)2 333-5121
Qing Cheng Enterprises Ltd. . (852)2 493-4202

HUNGARY

EBV Elektronik KFT (36) 1 4313 495
Future Electronics (36) 1 2240 510
Macro Group (36) 1 2030 277
SEI/Elbatex (36) 1 1409 194
Spoerle Electronic (36) 1 1294 202

INDIA

Max India Ltd 0091 11 625-0250

INDONESIA

P.T. Ometraco (62) 21 619-6166

IRELAND

Arrow Electronics (353) 14595540
EBV Elektronik (353) 14564034
Farnell (353) 18309277
Future Electronics (353) 6541330
Macro Group (353) 16766904

ISRAEL

Future Israel Ltd. (972) 9 9586555

ITALY

Avnet EMG (39) 02 381901
EBV Elektronik (39) 02 66096290
Future Electronics (39) 02 660941
Silverstar LTD (39) 02 661251

JAPAN

AMSC Co., Ltd. 81-422-54-6800
Fuji Electronics Co., Ltd. 81-3-3814-1411
Marubun Corporation 81-3-3639-8951
OMRON Corporation 81-3-3779-9053
Tokyo Electron Device Ltd. . 81-45-474-7030

KOREA

Jung Kwang Semiconductors Ltd. . 82-2-278-5333
Liteon Korea Ltd 82-2-650-9700
Nasco Co. Ltd 82-2-3772-6810

LATVIA

Avnet Baltronic Ltd. (371) 8821118
Macro Group (371) 7313195

LITHUANIA

Macro Group (370) 7764937

MALAYSIA

Farnell (60) 3 773-8000
Strong Electronics (60) 4 656-3768
Ultron Technologies Pte. Ltd. (65) 545-7811

MEXICO

Avnet (3) 632-0182
Dicopel (5) 705-7422
Future (3) 122-0043
Semiconductores Profesionales . (5) 658-6011
Stereon (5) 325-0925

NETHERLANDS**HOLLAND**

EBV Elektronik (31) 3465 83010
Farnell (31) 30 241 2323
Future Electronics (31) 76 544 4888
SEI/Benelux B.V. (31) 7657 22500
Spoerle Electronics -
Nieuwegeweg (31) 3060 91234
Spoerle Electronics -
Veldhoven (31) 4025 45430

NEW ZEALAND

Arrow Components NZ Ltd . . (64)4 570-2260
Avnet Pacific Ltd (64)9 636-7801
Farnell (64)9 357-0646

NORWAY

Arrow Tahonic A/S (47) 2237 8440
A/S Avnet EMG (47) 6677 3600
EBV Elektronik (47) 2267 1780
Future Electronics (47) 2290 5800

PHILIPPINES

Alexan Commercial (63) 2241-9493
Ultron Technologies Pte. Ltd. (65) 545-7811

POLAND

EBV Elektronik (48) 713 422944
Future Electronics (48) 22 61 89202
Macro Group (48) 22 224337
SEI/Elbatex (48) 22 6217122
Spoerle Electronic (48) 22 6465227

PORTUGAL

Amitron Arrow (35) 11471 4182
Farnell (44) 113289 0040
SEI/Selco (35) 12973 8203

ROMANIA

Macro Group (401) 6343129

RUSSIA

EBV Elektronik (7) 095 9761176
Macro Group - Moscow (7) 095 30600266
Macro Group - St. Petersburg . . (7) 81 25311476

SCOTLAND

EBV Elektronik (44) 141 4202070
Future (44) 141 9413999

SINGAPORE

Farnell (65) 788-0200
Future Electronics (65) 479-1300
Strong Pte. Ltd (65) 276-3996
Uraco Technologies Pte Ltd. (65) 545-7811

SLOVAKIA

Macro Group (42) 89634181
SEI/Elbatex (42) 17295007

SLOVENIA

EBV Elektronik (386) 611 330216
SEI/Elbatex (386) 611 597198

S. AFRICA

Avnet-ASD (27) 11 4442333
Reutech Components (27) 11 3972992

SPAIN

Amitron Arrow (34) 91 304 3040
EBV Elektronik (34) 91 804 3256
Farnell (44) 113 231 0447
SEI/Selco S.A. (34) 1 637 10 11

SWEDEN

Arrow-Th:s AB (46) 8 56265500
Avnet EMG AB (46) 8 629 14 00
EBV Elektronik (46) 405 92100
Farnell (46) 8 730 5000
Future Electronics (46) 8 441 5470

SWITZERLAND

EBV Elektronik (41) 1 7456161
Farnell (41) 1204 6464
SEI/Elbatex AG (41) 56 4375111
Spoerle Electronic (41) 1 8746262

TAIWAN

Avnet-Mercuries Co., Ltd . . (886)2 516-7303
Solomon Technology Corp. . . (886)2 788-8989
Strong Electronics Co. Ltd. . . (886)2 917-9917

THAILAND

Sahapiphat Ltd. (662) 237-9474
Ultron Technologies Pte. Ltd. (65) 540-8328

TURKEY

EBV Elektronik (90) 216 4631352

UNITED KINGDOM

Arrow Electronics (UK) Ltd . . (44) 1 234 270027
Avnet EMG (44) 1 438 788300
EBV Elektronik (44) 1 628 783688
Farnell (44) 1 132 636311
Future Electronics Ltd. (44) 1 753 763000
Macro Group (44) 1 628 606000
Newark (44) 1 420 543333

MOTOROLA WORLDWIDE SALES OFFICES

UNITED STATES

ALABAMA

Huntsville (205)464-6800

ALASKA (800)635-8291

ARIZONA

Phoenix (602)302-8056

CALIFORNIA

Calabasas (818)878-6800

Irvine (714)753-7360

Los Angeles (818)878-6800

San Diego (619)541-2163

Sunnyvale (408)749-0510

COLORADO

Denver (303)337-3434

CONNECTICUT

Wallingford (203)949-4100

FLORIDA

Clearwater (813)524-4177

Maitland (407)628-2636

Pompano Beach/Ft. Lauderdale (954)351-6040

GEORGIA

Atlanta (770)729-7100

IDAHO

Boise (208)323-9413

ILLINOIS

Chicago/Schaumburg (847)413-2500

INDIANA

Indianapolis (317)571-0400

Kokomo (765)455-5100

KANSAS

Kansas City/Mission (913)451-8555

MARYLAND

Columbia (410)381-1570

MASSACHUSETTS

Marlborough (508)357-8207

Woburn (781)932-9700

MICHIGAN

Detroit (248)347-6800

MINNESOTA

Minnnetonka (612)932-1500

MISSOURI

St. Louis (314)275-7380

NEW JERSEY

Fairfield (973)808-2400

NEW YORK

Fairport (716)425-4000

Fishkill (914)896-0511

Hauppauge (516)361-7000

NORTH CAROLINA

Raleigh (919)870-4355

OHIO

Cleveland (440)349-3100

Columbus/Worthington (614)431-8492

Dayton (937)438-6800

OREGON

Portland (503)641-3681

PENNSYLVANIA

Colmar (215)997-1020

Philadelphia/Horsham (215)957-4100

TENNESSEE

Knoxville (423)584-4841

TEXAS

Austin (512)502-2100

Houston (281)251-0006

Plano (972)516-5100

WASHINGTON

Bellevue (425)454-4160

Seattle (toll free) (206)622-9960

WISCONSIN

Milwaukee/Brookfield (414)792-0122

Field Applications Engineering Available
Through All Sales Offices

CANADA

ALBERTA

Calgary (403)216-2190

BRITISH COLUMBIA

Vancouver (604)606-8502

ONTARIO

Ottawa (613)226-3491

Mississauga (905)501-3500

QUEBEC

Montreal (514)333-3300

INTERNATIONAL

AUSTRALIA

Melbourne (61-3)9887 0711

Sydney (61-2)9437 8944

BRAZIL

Sao Paulo 55(011)3030-5244

CHINA

Beijing 86-10-65642288

Guangzhou 86-20-87537888

Shanghai 86-21-63747668

Tianjin 86-22-25325050

CZECH REPUBLIC

Prague (420) 2 21852222

FINLAND

Helsinki (358) 9 6866 880

Direct Sales Lines (358) 9 6866 8844

..... (358) 9 6866 8845

FRANCE

Paris 33134 635900

GERMANY

Langenhagen/Hanover 49(511)786880

Munich 49 89 92103-0

Nuremberg 49 911 96-3190

Sindelfingen 49 7031 79 710

Wiesbaden 49 611 973050

HONG KONG

Kwai Fong 852-2-610-6888

Tai Po 852-2-666-8333

HUNGARY

Budapest (36) 1 250 83 29

INDIA

Bangalore 91-80-5598615

ISRAEL

Herzlia 972-9-9522333

ITALY

Milan 39(2)82201

JAPAN

Kyusyu 81-92-725-7583

Gotanda 81-3-5487-8311

Nagoya 81-52-232-3500

Osaka 81-6-305-1801

Sendai 81-22-268-4333

Takamatsu 81-878-37-9972

Tokyo 81-3-3440-3311

KOREA

Pusan 82(51)4635-035

Seoul 82-2-3440-7200

MALAYSIA

Penang 60(4)228-2514

MEXICO

Chihuahua 52(14)39-3120

Mexico City 52(5)282-0230

Guadalajara 52(36)78-0750

Zapopan Jalisco 52(36)78-0750

Marketing 52(36)21-2023

Customer Service 52(36)669-9160

NETHERLANDS

Best (31)4993 612 11

PHILIPPINES

Manila (63)2 807-8455

Paranaque (63)2 824-4551

Salcedo Village (63)2 810-0762

POLAND

Warsaw (48) 34 27 55 75

PUERTO RICO

Rio Piedras (787)282-2300

RUSSIA

Moscow (7) 095 929 90 25

SCOTLAND

East Kilbride (44)1355 565447

SINGAPORE (65)4818188

SPAIN

Madrid 34(1)457-8204

or 34(1)457-8254

SWEDEN

Solna 46(8)734-8800

SWITZERLAND

Geneva 41(22)799 11 11

Zurich 41(1)730-4074

TAIWAN

Taipei 886(2)717-7089

THAILAND

Bangkok 66(2)254-4910

TURKEY

Istanbul (90) 212 274 66 48

UNITED KINGDOM

Aylesbury 44 1 (296)395252

NORTH AMERICA

FULL LINE REPRESENTATIVES

ARIZONA, Tempe

S&S Technologies, Inc. (602)414-1100

CALIFORNIA, Loomis

Galena Technology Group (916)652-0268

INDIANA, Indianapolis

Bailey's Electronics (317)848-9958

NEVADA, Clark County

S&S Technologies, Inc. (602)414-1100

NEVADA, Reno

Galena Tech. Group (702)746-0642

NEW MEXICO, Albuquerque

S&S Technologies, Inc. (602)414-1100

TEXAS, El Paso

S&S Technologies, Inc. (915)833-5461

UTAH, Salt Lake City

Utah Comp. Sales, Inc. (801)572-4010

WASHINGTON, Spokane

Doug Kenley (509)924-2322

NORTH AMERICA

HYBRID/MCM COMPONENT SUPPLIERS

Chip Supply (407)298-7100

Elmo Semiconductor (818)768-7400

Minco Technology Labs Inc. (512)834-2022

Semi Dice Inc. (310)594-4631

