KRISHNA KISHORE BALAM
_____________________________________________________________________________________________________________________
OBJECTIVE:
To secure a promising position that utilizes my skills and offers both challenge and good opportunity for growth.
EDUCATION:
GPA–4.0/4.0 Sep 2003– Present
GPA – 3.7/4.0 July 1999 – May 2003
COURSE WORK:
VLSI Design, HDL Design, Neural Networks and Fuzzy Logic Hardware Design, Advanced VLSI Design, Advanced Digital System Design,
Advanced Numerical Analysis, Signals and Systems, Digital Signal Processing, Digital Image Processing, Analog Communications, Digital
Communications, Data and Computer Communications, Cellular and Mobile Communications, Computer Organization, Operating Systems,
Switching Theory and Logic Design, Pulse and Digital Circuits, Antenna Wave Propagation and Satellite Communications.
RELATED SKILLS:
Languages: C, C++, HTML, DHTML.
Operating Systems: MS-DOS, Windows-95/98, 2000, XP, UNIX, and Linux.
Scripting Languages: UNIX Shell scripts, PERL.
Packages: MS-Office and MS-FrontPage.
Protocols: UTOPIA.
IC Design Tools: Mentor Graphics, Cadence, Tanner, Synopsis.
HDL Languages: Verilog and VHDL.
Design Tools: Xilinx ICE, Modelsim, Leonardo Spectrum, and FPGAdv.
· Working as a Teaching Assistant at South Dakota School of Mines and technology. Job duties include assisting the professor in the
computer simulation of digital circuits and Analog Circuits using both PSPICE and MATLAB and grading the assignments.
Working also as a Ticketing Official with Aramark at South Dakota School of Mines and technology.
· Working as an instructor in the Signal Processing and EDA Labs: Duties included teaching the students,
correcting their reports and assisting in the assembly of electronic circuits.
· Taught Mathematics, Physics, Chemistry and Computer Programming to students at school and college level and helped in improving the grades.
90 percent of the students I taught, got through the BSE with distinction.
UNDERGRADUATE PROJECTS:
Title: Design and verification of general purpose UTOPIA Universal Test & Operations PHY Interface for ATM).
Organization: TTM India Pvt.Ltd.
Description:
Language used: Verilog
Responsibilities: Design and Implementation of the receive master and transmit master along with verification.
Title: Design and Development of Articulated Robotic Arm Using 8086 Microprocessor.
Institution: Sreenidhi Institute of Science and Technology.
Description:
Language Used: C and Assembly language.
Responsibilities: Design Driver circuits and Program microprocessor to achieve desired motion.
GRADUATE PROJECTS:
Title: Design of RS232 Transmitter and Receiver
Institution: South Dakota School of Mines and Technology
Description:
one module
to serialize the transmit data. The receive serial engine takes in the serial data and gives it
as a parallel data.
to the master.
Language Used: Verilog.
Responsibilities: Design of Transmitter and Receiver for RS232.
Title: Design of 16-bit simple ALU.
Institution: South Dakota School of Mines and Technology
Description:
· This project has a simple 16 bit ALU which performs signed addition, subtraction, multiplication.
· The aim of the project is to Design ALU at transistor level and designing IC Layout and
simulating it.
Tools Used: Mentor Graphics (Design Architect, Accusim, IC station, Mach TA).
Responsibilities: Design of 16-bit ALU.
Title: Design and Implementation of a simple neural network Robotic Arm Controller
on a single FPGA chip.
Institution: South Dakota School of Mines and Technology.
Description:
· The aim of the project is to design a Neural Network Circuit that controls the motion of a robotic arm.
Language used : Verilog.
Tools Used: Xilinx ICE and Modelsim.
ACADEMIC ACHIEVEMENTS:
in Fall 2003.
Entrance Test (EAMCET) - Common Entrance Exam for AP State's top Engineering Colleges,
and got admission into SNIST affiliated to JNTU College of Engineering.
HOBBIES:
Cooking, Playing Soccer and Cricket, Watching Movies.
STRENGTHS:
Organizational skills, Teamwork, Punctuality, Patience.
Home Page About Me Research Friends Pictures VLSI Links Links