

## Charge Redistribution ADC

Fuding Ge

### Autozeroing

In most applications, the comparator does not operate continuously, but rather makes a comparison between two voltages and then is reset. During the reset phase, it is possible to apply autozero technique. This technique works well with CMOS because of the high input resistance of the CMOS devices.

Problem with the autozeroing: When the CMOS switches open and close, **charge is injected or removed** by the large clock swings on the gate of the switches. Second the capacitor  $C_{az}$  will lose some of its charge during the cancellation phase. Third, if the offset is completely cancelled for a given common mode value of  $V_{com}$  and  $V_{in}$  during Pha1, it may not cancel during Pha2 because a different common mode value of  $V_{com}$  and  $V_{in}$  may have a difference value of offset voltage. There is also the problem of stability because the comparator has unit gain, negative feedback applied to it during the sampling mode. It is necessary to compensate the comparator. Finally, a noise  $KT/C_{az}$  is injected into the circuit each time the switch closes.

### SAR

The function of the SAR is determining each bit in a sequential manner, based on the output of the comparator. If an N bit A/D successive approximation converter is implemented, there are  $2^N$  possible conversion output values so the SAR needs at least  $2^N$  States and so N FF. A non-redundant SAR with the minimum FF was used in this design.


At the beginning of the conversion (initialization step) the SAR assumes that the MSB is 1 and all other bits are 0.

Conversion Step	Input D/A word	Comparator output
0	1 0 0 0 0 0 0 0 0	a8
1	a8 1 0 0 0 0 0 0 0	a7
2	a8 a7 1 0 0 0 0 0 0	a6
3	a8 a7 a6 1 0 0 0 0 0	a5
4	a8 a7 a6 a5 1 0 0 0 0	a4
5	a8 a7 a6 a5 a4 1 0 0 0	a3
6	a8 a7 a6 a5 a4 a3 1 0 0	a2
7	a8 a7 a6 a5 a4 a3 a2 1 0	a1
8	a8 a7 a6 a5 a4 a3 a2 a1 1	a0
Result	a8 a7 a6 a5 a4 a3 a2 a1 a0	-

a8 is MSB in the above table.


The successive approximation sequence can be described by the following algorithm.

### 1. Sampling:




Autozeroing offset cancellation is accomplished in this step.

### 2. Hold mode




### 3. MSB Bit Test Mode



If  $V_x > V_{com}$ , -->  $V_{in} < V_{com}$ , --> bottom plate of MSB switch to  $v_{com}$  for next bit test, --> level shift  
 If  $V_x < V_{com}$ , -->  $V_{in} > V_{com}$ , --> bottom plate of MSB continue to connect to  $V_{ref}$  for next bit test, --> no level shift


### 3. Other Bits Test Mode



If  $V_x > V_{com}$ , --> bottom plate of the test bit switch to  $v_{com}$  for next bit test  
 If  $V_x < V_{com}$ , --> bottom plate of the test bit continue to connect to  $V_{ref}$  for next bit test  
 After LSB is test,  $V_x$  is equal to or very close to  $V_{com}$

At the end of test mode (LSB is determined),  $V_x \hat{=} V_{com}$ .

Configuration of test:



At the beginning of the conversion (initialization step) the SAR assumes that the MSB is 1 and all other bits are 0. This digital word is applied to the D/A converter, which generates an analog signal of 0.5 FS (FS is the range for the analog input  $V_{in}$ ), result in  $V_x = -V_{in} + V_{ref}/2$ ,  $V_x$  is then compared to  $V_{com}$ . If the comparator output is high, means  $V_x < V_{com}$ , the digital control makes the MSB 1. This makes MSB capacitor continue to connect to  $V_{com}$ . If the comparator output is low, the digital control makes the MSB 0. At this point the value of MSB is known. The successive approximation steps are performed by once more applying a digital word to the D/A converter, with MSB has its proven value, the second bit guessed at 1 and all the remaining bits having a value of 0. Again the sampled input is compared to the output of the D/A converter with this digital word applied: if the output of the comparator is high, the second bit is proven to be 1 else 0 and so on until the LSB is determined.

For the above function description we define the SAR as a sequential FSM. Consider the  $m$  conversion step for the  $(m+1)$  step the generic bit  $k^{th}$  ( $k=0, 1, 2, 3, \dots, N$ ) can take the value of:

- The  $(k+1)^{th}$  bit on the left more significant than  $k^{th}$  ( $k-1, k-2, \dots, 0$ ) if all the less significant bits on the right and the  $k^{th}$  bit itself have value of 0.
- The output of the comparator if all the less significant bits than the  $k^{th}$  ( $k-1, k-2, \dots, 0$ ) have value of 0 and the  $k^{th}$  itself has value 1.
- The  $k^{th}$  bit at the  $(m-1)$  step if the at least one of the less significant bit than the  $k^{th}$  ( $k-1, k-2, \dots, 0$ ) is 1.

The basic structure of the SAR is a multiple input N bit shift register. To start the conversion the MSB FF and all the other FFs are forced to the initialization state. It is necessary to provide a mechanism that brings the shift register in the initialization state: using set and reset inputs connect to the control signal (START) which, if active, sets the MSB FF and reset the all other bits. For the next states, a generic FF ( $k^{th}$ ) must have the possibility of choosing between three data inputs coming from:

- The output of the  $(k+1)^{th}$  FF (shift right)
- The output of the comparator (a) (data load)
- The output of the  $k^{th}$  FF itself (memorization).

By adding the a multiplexer and a decoder to each FF the three inputs can be selected. The all-zero state for the less significant bits than the  $k^{th}$  ( $k-1, k-2, \dots, 0$ ) is revealed with an OR-chain of the outputs of the FF storing them. The decoding logic for the  $k^{th}$  multiplexer needs these two selecting inputs to put the SAR in the correct operation mode: the output of the OR-chain of the precedent FF (or\_out) and the out put of the  $k^{th}$  FF itself (qk).

or-out	qk	Operation
1	X	Memorization (qk)
0	1	Data load (comp_out)
0	0	Shift right (qk_pre)

To stop the conversion, we can use the OR chain applying to the LSB a control signal (STOP) which, if active, force a “1” in all signals A so that the SAR operates in the memorization mode. The STOP signal is useful in particular when the successive approximation sequence reaches the last step (end of conversion) and the conversion can be stored in SAR. The output of the last FF can be used to signal the end of conversion.

This design used only one single voltage reference  $V_{ref}$  to implement bipolar voltage inputs refers to  $V_{COM}=1.5V$ . This is achieved by connecting the bottom plate of the largest capacitor to  $V_{ref}$  during the sample mode resulting in a stored charge:

$$Q_x = -C_{tot}(V_{in}/2 + V_{ref}/2)$$

For unipolar case,  $Q_x = -C_{tot} \cdot V_{in}$ .

Each bit is then tested in sequence just as the unipolar case except that the largest capacitor is switched from  $V_{ref}$  to  $V_{com}$  during its test while all the other capacitors are switched from  $V_{com}$  to  $V_{ref}$ . Also as unipolar case, a bit value is true if  $V_x$  is smaller than  $V_{COM}$ . The expression converge back to  $V_{COM}$  as in the unipolar case:

## Capacitor Array

### Unit capacitor consideration:

Smallest capacitor size estimation:

For 8-bit resolution  $\Delta=1\text{LSB}=5.5\text{mV}$ .

For 9-bit resolution  $\Delta=1\text{LSB}=2.75\text{mV}$

Quantization noise is  $N_q^2 = 1\text{LSB}^2/12$

For 8-bit resolution:  $N_q^2 = 2.62 \text{ mV}^2$ .

For 9-bit resolution:  $N_q^2 = 2.62 \text{ mV}^2$ .

$N_t = \sqrt{(2.62 + KT/C + N_{\text{thermal}})} < 0.5\text{LSB}$ . Neglect the thermal noise,

$K=1.38 \times 10^{-23}$ ,  $T=300$ . For  $1\text{pF}$ ,  $=\sqrt{(KT/C)}=64\text{uV}$ .

What we have is

$\sqrt{(KT/1\text{pF})}=64\text{uV}$

$\sqrt{(KT/C_{\text{pF}})}=0.5\text{LSB}$

$C (\text{pF}) = (64\text{uV}/0.5\text{LSB}(\text{uV}))^2$ .

In this design,

For 8-bit resolution:  $0.5\text{LSB}=2.8\text{mV}$ ,  $C=(64/2800)^2=0.5\text{fF}$ .

For 9-bit resolution:  $0.5\text{LSB}=1.4\text{mV}$ ,  $C=(64/1400)^2=2.1\text{fF}$ .

Nonlinearity of Capacitor array DACs arises from three sources, capacitor mismatch, capacitor nonlinearity and the nonlinearity of the junction capacitance of any switches connected to the output node. Mismatch arises from both gradients and random variations.

$$\Delta C/C = \Delta W/W + \Delta L/L - \Delta t_{ox}/t_{ox}$$

This expression indicates that increasing  $W$ ,  $L$  or  $t_{ox}$  improving matching. In practice,  $t_{ox}$  is a constant of the process, leaving  $W$  and  $L$  as the only variables. However, increase the  $W$  and  $L$  does not reduce  $\Delta C/C$  indefinitely because  $t_{ox}$  gradients become more significant at large dimension. As a consequence,  $\Delta C/C$  reaches a minimum at certain optimum dimensions.

### Accuracy:

$$|INL|_{\text{max}} = 2^{N-1} |\Delta C|_{\text{max}, INL}$$

where the maximum  $\Delta C$  that will result in an INL is less than  $\frac{1}{2}$  LSB is

$$|\Delta C|_{\text{max}, INL} = 0.5C/2^{N-1} = C/2^N$$

DNL is defined by  $DNL_{max} = (2^N - 1) \cdot |\Delta C|_{max, DNL}$

With the maximum  $\Delta C$  which will result in a DNL less than  $\frac{1}{2}$  LSB is

$$|\Delta C|_{max, DNL} = 0.5C/2^N - 1 = C/(2^{N+1} - 2)$$

### Capacitor Array Switches Decoder

3 inputs: Vref, Vcom, Vin

3 Control signals: Start (when 1 à Vin); Stop (when 1 à Vcom); bitk (when 1 à Vref)

Start	Stop	q <sub>k</sub>	Pass signal
1	x	x	Vin
x	1	x	Vcom
0	0	1	Vref
0	x	0	Vcom


For level shift, the **LSB (bit8)** decoder is different, it is

Start bit8	Stop	Pass signal	Note
1	x	x	Vref
x	1	x	Vref
0	0	1	Vcom
0	x	0	Vref

Vin < Vcom (1.5), level shift, Bit8=1 means Vin < Vcom  
Vin > Vcom, no level shift

### Offset Calibration

The basic principle is shown in the following figure. The calibrated offset value can be added or subtracted from voutp and voutm.



When ck1 is high, Cos (programmable capacitor array) is charged to

$$Q = C_{os} * (V_{cm} - V_{cm1}) = C_{os} * \Delta V$$

Where  $\Delta V = V_{cm} - v_{cal\_p}$  or  $V_{cm} - v_{cal\_m}$ .

When ck2 is high, nodes A and B are in virtual  $V_{cm}$ . So the voltage at both plates of Cos is  $V_{cm}$  and the charge  $Q = C_{os} * \Delta V$  should redistribute to  $C_f$ . Then the output voltage  $v_{outp}$  or  $v_{outm}$  has a change due to Cos, which is:

$$V_{os} = -Q/C_f = -C_{os}/C_f * \Delta V$$