



QF1D512

Simple and versatile FIR engine (SavFIRe™)

Description

A single channel, programmable digital filter designed for seamless insertion in the serial data path of a digital signal or used as an FIR coprocessor. A circuit example below shows the QF1D512 operating between an ADC and an MCU. The device can be programmed using the Quickfilter Design Software which supports most FIR digital filter configurations. The FIR filter has 512 taps capable of generating “brick wall” filters such as a low pass filter with a 1kHz cutoff frequency, 140dB of rejection, and a total transition band of only 10Hz. The filter can operate over a broad range of ADC data rates – up to 500ksps and can support ADC’s with resolutions up to 24 bits.

Applications

- Wireless Sensor Networks
- Industrial control and monitoring
- Medical patient monitoring & diagnostic equipment
- Audio Filtering
- Digital Sensors
- Military/Avionics

Features

Digital Filter

- Maximum 512-tap symmetric or 256-tap non-symmetric digital FIR filter
- 12 - 24 bit data words, up to 32 bit coefficients
- Programmable Box-car Averager and Down-sampler pre-FIR, including bypass mode
- Reprogrammable in circuit

Data Rates

- Up to 500ksps

Interface

- Configuration Interface: SPI 4-wire (all 4 modes supported)
- Data Interface: Fully programmable SPI and synchronous serial modes (e.g. I2S) – operates with a wide variety of ADC’s and DAC’s
- 3.3V I/O, all 5-V tolerant
- Operates off serial data clock (20MHz max.)
- Can daisy chain multiple devices
- Programmable Bypass mode (e.g. process raw data, or to configure ADC)

Power

- Scales with input data rate, and
- Scales with filter length, e.g. for 512 taps:
 - <100 μ W @ 1ksps
 - <1mW @ 10ksps
 - <6mW @ 100ksps

Design Software & Filter Types



- Create a complete filter design using Quickfilter Design Software
- Supports many filter types including Lowpass, Notched Lowpass, Highpass, Bandpass, Dual Bandpass, Bandstop, and Dual Bandstop
- Parks-McClellan & Windows Sinc filter algorithms

Development Kit


- \$199: Includes all of the hardware and software necessary to design, implement, and test a complete filter design
- USB for both data and power

Other

- Package: 16- pin QFN (3 X 3 mm)
- Temperature range: -40 to +85°C
- 3.3V and 1.8V supplies
- Internal linear voltage regulator may be used for single rail operation




Functional Block Diagram




Design Software


Application Examples




Serial SPI – with CS



Slave SPI Co-processor – uC with embedded ADC




Daisy Chain (serial) for Multi-channel, Cascaded Filtering, Filter & Down-sampler



Serial I2S with DAC



Quickfilter Development Kit



Example of Actual Filter Output FFT

Features

- Includes all the Hardware and Software necessary to design, implement, and test a complete filter design
- All inclusive Development Kit for \$199
- QF1D512-DK is shipped with CD, circuit board, USB cable, analog input cable, and Startup Guide
- No separate power supply or controller board is required

Contact and Ordering Information: Quickfilter Technologies, Inc.
1024 South Greenville Avenue, Suite 100
Allen, TX 75002-3324

Web: www.quickfiltertech.com
Email: sales@quickfilter.net
Phone: 214-547-0460