## Due on 1-10-2002

(1) (a) Consider a 2 stage CMOS inverter with $\mathrm{Ln}=\mathrm{Lp}=0.8 \mu \mathrm{~m}$ and $\mathrm{Wn}=1.2 \mu \mathrm{~m}$ and $\mathrm{Wp}=3.6 \mu \mathrm{~m}$. The second stage is loaded by a load capacitor of 100 fF . This inverter is driven by a square wave input Vin with frequency of 100 MHz with a rise and fall time of 1 pS . Obtain the voltage waveform at the output of first and second inverter (Voutl and Vout2). Estimate $\mathrm{Tp}_{\mathrm{HL}}$ and $\mathrm{T} \mathrm{p}_{\mathrm{LH}}$. (Note: for the second stage the propagation delay for Vout2 is defined with respect to its input which is Vout1). Determine the impact on the propagation delay if the rise and fall time is changed to $10 \mathrm{pS}, 100 \mathrm{pS}$ and 500 pS .
(b) Suppose the width of all transistors in this 2 stage inverter is increased by a factor of 10 . ( L is not changed). What is the impact on propagation delay of first stage and second stage. (Use input with rise and fall time of 1 pS ). Do you expect them to change by same amount? Why or why not?
(2) Design a buffer to drive a large load capacitance of 1 pF . Assume that the first stage has to be a minimum size inverter with matched N and P delays (i.e. for the first stage, choose $\mathrm{Ln}=\mathrm{Lp}=0.8 \mu \mathrm{~m}$; and $\mathrm{Wn}=1.2 \mu \mathrm{~m}$ and $\mathrm{Wp}=3.6 \mu \mathrm{~m}$. This inverter has a gate capacitance of about 13 fF for the $0.8 \mu \mathrm{~m}$ technology that you are using). Through simulations, estimate the optimum number of stages and the corresponding stage ratio which minimizes the propagation delay from input to the output of the buffer. What is the rising delay $\left(\mathrm{Tp}_{\mathrm{LH}}\right)$, falling delay $\left(\mathrm{T} \mathrm{p}_{\mathrm{HL}}\right)$ and average delay $\left(\mathrm{Tp}_{\mathrm{LH}}+\mathrm{T} \mathrm{p}_{\mathrm{HL}}\right) / 2$. Use L-Edit to layout the buffer that you have designed. What is the area consumed by the buffer? If you use folded transistor layout for final stage of the buffer, how much delay improvement, if any, is obtained compared to the non folded layout?
(3) Skewing of transistors in gates refers to deviating from $\beta n=\beta p$ condition. Depending on circuit application, skewing may be required to speed up the circuit if we are concerned only with the propagation delay of rising or falling edge through the gates. Consider the buffer that you have designed in (2).
(a) Suppose that we are interested in only the rising edge and not the falling edge. Then the widths of all transistors that come in the falling edge path can be decreased. i.e. the NMOS width of final stage ( $\mathrm{n}^{\text {th }}$ stage), PMOS width of preceding stage ( $\mathrm{n}-1{ }^{\text {th }}$ stage) can be decreased and so on... all the way to the first stage. Decrease the widths of appropriate N and P transistors in your buffer by a factor of 2 . (The minimum width allowed in this technology is $0.8 \mu \mathrm{~m}$ ). What is the improvement in the rising edge delay and what is the degradation in the falling edge delay? How are you getting the improvement in rising edge without changing the transistors that come in the rising edge path? Also estimate the average delay.
(b) Suppose that we are interested in only the falling edge and not the rising edge. Then the widths of all transistors that come in the rising edge path can be decreased. i.e. the PMOS width of final stage ( $\mathrm{n}^{\text {th }}$ stage), NMOS width of preceding stage can be decreased ( $\mathrm{n}-\mathrm{l}^{\text {th }}$ stage) and so on... all the way to the first stage. Decrease the widths of appropriate N and P transistors in your buffer by a factor of 2 . (The minimum width allowed in this technology is $0.8 \mu \mathrm{~m}$ ). What is the improvement in the falling edge delay and what is the degradation in the rising edge delay. How are you getting the improvement in falling edge without changing the transistors that come in the falling edge path? Also estimate the average delay.

NOTE: You are required to demonstrate the simulations in the lab to the lab instructors. Further you are required to submit one page summary of your findings by $1^{\text {st }}$ October. If you submit more than one page report then you will be penalized for the extra pages that you submit.

REPORT : HW-3
Q1.

|  | Output 1 |  | Output 2 |  |
| :--- | :--- | :--- | :--- | :--- |
| Rise \& fall time | Tphl(sec) | Tplh(sec) | Tphl(sec) | Tplh(sec) |
| 1 ps | $3.4766 \mathrm{e}-010$ | $2.6998 \mathrm{e}-010$ | 2.3713 n | 1.2631 n |
| 10 ps | $3.1871 \mathrm{e}-010$ | $2.6252 \mathrm{e}-010$ | 2.3880 n | 1.3242 n |
| 100 ps | $3.9948 \mathrm{e}-010$ | $2.5304 \mathrm{e}-010$ | 2.3859 n | 1.2910 n |
| 500 ps | $4.3134 \mathrm{e}-010$ | $3.4848 \mathrm{e}-010$ | 2.3786 n | 1.1520 n |
| Wnew=10xW <br> Tr= $\mathrm{tp}=1 \mathrm{ps}$ | $3.5135 \mathrm{e}-010$ | $2.2915 \mathrm{e}-010$ | $4.8303 \mathrm{e}-010$ | $3.4853 \mathrm{e}-010$ |

When changing the width \& length to 10 times the tphl \& tplh of first stage will not be affected since the first stage capacitor increases so the increase in current is nullified \& delays remain essentially the same.However in the second stage since the load capacitor is very large so the change in cap. Is negligible but the current is increasing by 10 times so there is appreciable change in the delays
Q. 2 From the readings of simulation optimum no. of inverters required for the Multiple stage Buffer are 4 for the PMOS transistors designed $\mathrm{a}(=3)$ times wider then the NMOS devices(where $\mathrm{a}=(\mathrm{W} / \mathrm{L}) \mathrm{p} /(\mathrm{W} / \mathrm{L}) \mathrm{n})$.

| No. of <br> stages | (sec) | $\mathrm{a}=2.6$ | $\mathrm{a}=2.8$ | $\mathrm{a}=3$ | $\mathrm{a}=3.2$ | $\mathrm{a}=3.4$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 3 stage | Tplh | 3.7763 n | 3.6377 n | 3.5471 n | 3.4886 n | 3.4589 n |
|  | Tphl | 5.1030 n | 4.7908 n | 4.5618 n | 4.3931 n | 4.2773 n |
|  | Avg | 4.443 n | 4.213 n | 4.054 n | 3.941 n | 3.687 n |
| 4 stage | Tplh | 3.9130 n | 3.8356 n | $\mathbf{3 . 8 2 4 0 \mathrm { n }}$ | 3.8447 n | 3.8950 n |
|  | Tphl | 3.7346 n | 3.7555 n | $\mathbf{3 . 8 0 8 7 \mathrm { n }}$ | 3.8758 n | 3.9644 n |
|  | Avg | 3.823 n | 3.795 n | $\mathbf{3 . 8 1 6} \mathrm{n}$ | 3.859 n | 3.929 n |
| 5 stage | Tplh | 4.1891 n | 4.1697 n | 4.2252 n | 4.3072 n | 4.4323 n |
|  | Tphl | 3.8250 n | 3.9006 n | 4.0067 n | 4.1268 n | 4.2647 n |
|  | Avg | 4.007 n | 4.034 n | 4.115 n | 4.2165 n | 4.348 n |


|  | Tphl $(\mathrm{sec})$ | Tplh $(\mathrm{sec})$ | TOTAL AREA | ACTIVE AREA |
| :--- | :--- | :--- | :--- | :--- |
| UNFOLDED | 4.5291 n | 4.5624 n | 36562Sq.lamb | 18482Sq. lamb |
| FOLDED | 4.5095 n | 4.5471 n | 44709 Sq.lamb | 15384 Sq. lamb. |

from simulation it is observed that ther is improvement in tplh \& tphl by magnitude 0.0153 n \& 0.0196 n sec .respectively.
Note:In L-edit every successive stages is scaled by a factor of 3 .
Q. 3
(a) $\mathbf{t p l h}=1.8065 \mathrm{n}$ sec
tphl $=4.4829 \mathrm{nsec}$
(b) $\mathrm{tplh}=4.1614 \mathrm{n} \mathrm{sec}$
tphl $=2.1241 \mathrm{n}$ sec

In case (a) we are scaling NMOS of final stage its gate cap. Cg reduces so the prev stage will discharge quickly (smaller input cap.) and PMOS of $n-1{ }^{\text {th }}$ stage is scaled so $\mathrm{n}-2^{\text {th }}$ stage will charge quickly through reduced cap. of $\mathrm{n}-1^{\text {th }}$ stage pmos. In this way over all tplh will get improved but at cost of tphl which degrades because of reduced discharging and charging current of $\mathrm{n}^{\text {th }}$ and $\mathrm{n}-1^{\text {th }}$ stages and so on.
(b)Here just the opposite happens i.e the final stage PMOS Cg reduces(due toW/2) which causes quick charging the $\mathrm{n}-1$ th stage NMOS width reduced by half causes fast discharge \& so on.

SUBMITTED BY
AGNISH JAIN (I ME MICRO)
HEMANT PARATE (I ME MICRO )

